- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359266 > MX98742 FEBC 100 Base Fast Ethernet Bridge Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | MX98742 |
| 英文描述： | FEBC 100 Base Fast Ethernet Bridge Controller |
| 中文描述： | FEBC 100基地快速以太網(wǎng)橋控制器 |
| 文件頁數(shù)： | 5/36頁 |
| 文件大?。?/td> | 166K |
| 代理商： | MX98742 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
5
MX98745
P/N:PM0427
REV. 1.4, JUL. 8, 1998
B. Expansion Port, 12 pins
PAD #
65
Name
JAMO
I/O
O,
CMOS
Description
Forced Jam Out. Active High. The OR’d forced jam signalscontrolled by
Carrier Integrity Monitor of each port. If collision occurs inside the XRC II
(exclude JAMI), this pin is also asserted.
Forced Jam Input. Active High. Asserted by external arbitor, and XRCII will
generate JAM patterns to all its ports whenever this signal is validate more
than 40 ns. This signal is filtered by LSCLK for 40ns internally.
Enable Expansion Data. Active Low. Asserted by an external arbitor. XRC II
will not drive data onto EDAT until this pin is asserted. Assertion time less
than 40ns will not be recognized by XRC II.
Expansion Data. Bidirectional 5 bit-wide data. By default, EDAT is an input.
An external arbitor coordinates multiple devices on EDAT.
Expansion port Data Clock. This clock will be outputed by XRCII along with
the EDAT[4:0]. Another module of XRCII should use this signal as expansion
port data input clock.
Any Activity. Active High. When XRCII tries to release data onto EDAT, this
pin will be asserted by XRC II.
Expansion Data Carrier Sense. When this pin is asserted, XRC II will
recognize that there is activity on expansion port data bus EDAT and perform
corresponding activity within XRCII itself.
Expansion Data Activity. When XRCII detects that EDENL is asserted by
external arbitor, it will assert EDACT high. System application can use this
signal to control the data bus flow of EDAT.
66
JAMI
I,
TTL
68
EDENL
I,
Sche
63-59
EDAT[4:0]
I/O,
TTL
I/O,
TTL
64
EPCLK
70
ANYACT
O,
CMOS
I,
Sche
67
EDCRS
71
EDACT
O,
CMOS
Table 5-1 Pin Description for XRC II (Continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MX98902A(PLCC) | LAN Node Controller |
| MX98902A(PQFP) | LAN Node Controller |
| MX98902A(SQFP) | LAN Node Controller |
| MX99011MC | Interface IC |
| MXA-256-1 | Optoelectronic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MX98743 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| MX98745 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 BASE-TX/FX REPEATER CONTROLLER |
| MX98746 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:100 Base-TX/FX 5-Port Class II Repeater Controller |
| MX98747 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10/100M 8PORT DUAL SPEED HUB CONTROLLER |
| MX98748 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Highly Intergated 10/100M Dual Speed Hub With Extra 4 Port Switch Built-In |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。