- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359235 > MT90871AV (ZARLINK SEMICONDUCTOR INC) Flexible 8K Digital Switch (F8KDX) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90871AV |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類(lèi)： | 路由/交換 |
| 英文描述： | Flexible 8K Digital Switch (F8KDX) |
| 中文描述： | TELECOM, DIGITAL TIME SWITCH, PBGA196 |
| 封裝： | 15 X 15 MM, 1 MM PITCH, LBGA-196 |
| 文件頁(yè)數(shù)： | 48/65頁(yè) |
| 文件大小： | 639K |
| 代理商： | MT90871AV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)
MT90871
Data Sheet
48
Zarlink Semiconductor Inc.
13.10.4
Backplane BER Start Receive Register (BBSRR)
Address 00CBh
Backplane BER Start Receive Register defines the Input Stream and the Start Channel in which the BER sequence
shall be received. The
BBSRR
register is configured as follows:
13.10.5
Backplane BER Count Register (BBCR)
Address 00CCh
Backplane BER Count Register contains the number of counted errors. This register is read only. The
BBCR
register is configured as follows:
13.11
Local Bit Rate Registers
13.11.1
Local Input Bit Rate Registers (LIBRR0-15)
Address 00CDh to 00DCh.
Sixteen Local Input Bit Rate Registers allow the bit rate for each individual stream to be set to 2, 4, 8 or
16 Mb/s. The
LIBRR
registers are configured as follows:
Bit
Name
Reset
Description
15-13
Reserved
0
Reserved.
12-9
BBRSA(3:0)
0
Backplane BER Receive Stream Address Bits
The binary value of these bits defines the Backplane input stream that
receives the BER data.
8-0
BBRCA(8:0)
0
Backplane BER Receive Channel Address Bits
The binary value of these bits define the Backplane input Start Channel in
which the BER data will be received.
Table 36- Backplane BER Start Receive Register (BBSRR) Bits
Bit
Name
Reset
Description
15-0
BBC(15:0)
0
Backplane Bit Error Rate Count
The binary value of these bits define the Backplane Bit Error count.
Table 37- Backplane BER Count Register (BBCR) Bits
LIBRn
(for n=0 to 15)
Name
Reset
Description
15-2
Reserved
0
Reserved
1-0
LIBR(1:0)
0
Local Input Bit Rate
Table 38- Local Input Bit Rate Register (LIBRRn) Bits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90871 | Flexible 8K Digital Switch (F8KDX) |
| MT90883 | TDM to Packet Processors |
| MT91600 | Programmable SLIC |
| MT91600AN | Programmable SLIC |
| MT91600AN1 | Programmable SLIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90871AV2 | 制造商:Microsemi Corporation 功能描述:PB FREE FLEXIBLE 8K DIGITAL SWITCH - Bulk 制造商:Microsemi Corporation 功能描述:IC, TDM SWITCH 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F8KDX 196PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F8KDX 196PBGA |
| MT90880 | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B/IG | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880BP1N | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。