- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359235 > MT90871AV (ZARLINK SEMICONDUCTOR INC) Flexible 8K Digital Switch (F8KDX) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT90871AV |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 路由/交換 |
| 英文描述： | Flexible 8K Digital Switch (F8KDX) |
| 中文描述： | TELECOM, DIGITAL TIME SWITCH, PBGA196 |
| 封裝： | 15 X 15 MM, 1 MM PITCH, LBGA-196 |
| 文件頁(yè)數(shù)： | 41/65頁(yè) |
| 文件大?。?/td> | 639K |
| 代理商： | MT90871AV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)
Data Sheet
MT90871
41
Zarlink Semiconductor Inc.
13.6
Backplane Input Channel Delay Registers (BCDR0 to BCDR15)
Address 0043h to 0052h
Sixteen Backplane input channel delay registers (BCDR0 to BCDR15) allow users to program the input channel
delay for the Backplane input data streams BSTi0-15. The possible adjustment is 255 channels and the
BCDR0 to
BCDR15
registers are configured as follows:
13.6.1
Backplane Channel Delay Bits 8-0 (BCDn8 - BCDn0)
These eight bits define the delay, in channel numbers, the serial interface receiver takes to store the channel data
from the Backplane stream input pins. The input channel delay can be set to 255 (16Mb/s streams), 127 (8Mb/s
streams), 63 (4Mb/s streams) or 31 (2Mb/s streams) from the frame boundary.
4 1/2
1
0
0
1
0
4 3/4
1
0
0
1
1
5
1
0
1
0
0
5 1/4
1
0
1
0
1
5 1/2
1
0
1
1
0
5 3/4
1
0
1
1
1
6
1
1
0
0
0
6 1/4
1
1
0
0
1
6 1/2
1
1
0
1
0
6 3/4
1
1
0
1
1
7
1
1
1
0
0
7 1/4
1
1
1
0
1
7 1/2
1
1
1
1
0
7 3/4
1
1
1
1
1
BCDRn Bit
(where n = 0 to 15 )
Name
Reset
Description
15-8
Reserved
0
Reserved
7-0
BCD(7:0)
0
Backplane Channel Delay Register
The binary value of these bits refers to the channel
delay value for the Backplane input stream
Table 20- Backplane Channel Delay Register (BCDRn) Bits
Corresponding Delay Bits
Data Rate
LID4
LID3
LID2
LID1
LID0
Table 19- Local Input Bit Delay Programming Table (continued)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT90871 | Flexible 8K Digital Switch (F8KDX) |
| MT90883 | TDM to Packet Processors |
| MT91600 | Programmable SLIC |
| MT91600AN | Programmable SLIC |
| MT91600AN1 | Programmable SLIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT90871AV2 | 制造商:Microsemi Corporation 功能描述:PB FREE FLEXIBLE 8K DIGITAL SWITCH - Bulk 制造商:Microsemi Corporation 功能描述:IC, TDM SWITCH 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC DGTL SWITCH F8KDX 196PBGA 制造商:Microsemi Corporation 功能描述:IC DGTL SWITCH F8KDX 196PBGA |
| MT90880 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880B/IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
| MT90880BP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:TDM to Packet Processors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。