- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT9074 (Mitel Networks Corporation) T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9074 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器) |
| 中文描述： | T1/E1/J1收發(fā)單芯片收發(fā)器（T1/E1/J1收發(fā)單片收發(fā)器） |
| 文件頁數(shù)： | 101/120頁 |
| 文件大?。?/td> | 362K |
| 代理商： | MT9074 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁當(dāng)前第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
Advance Information
MT9074
101
Bit
Name
Functional Description
7
INTGEN
Interrupt Generated. Set to 1 when an interrupt (in conjunction with the Interrupt
Mask Register) has been generated by the HDLC. This is an asynchronous event.
It is reset when the interrupt Register is read.
6
Idle Chan
Idle Channel. Set to a 1 when an idle Channel state (15 or more ones) has been
detected at the receiver. This is an asynchronous event. On power reset, this may
be 1 if the clock (RXC) was not operating. Status becomes valid after the first 15
bits or the first zero is received.
5 - 4
RQ9, RQ8
Byte Status bits from RX FIFO. These bits determine the status of the byte to be
read from RX FIFO as follows:
RQ9 RQ8 Byte Status
0 0 Packet Byte
0 1 First Byte
1 0 Last byte of a good packet.
1 1 Last byte of a bad packet.
3 - 2
TxSTAT2-1
These bits determine the status of the TX FIFO as follows:
TxSTAT2 TxSTAT1 TX FIFO Status
0 0 TX FIFO full up to the selected status level or more.
0 1 The number of bytes in the TX FIFO has reached or
exceeded the selected interrupt threshold level.
1 0 TX FIFO empty.
1 1 The number of bytes in the TX FIFO is less than the
selected interrupt threshold level.
1 - 0
RxSTAT2 - 1
These bits determine the status of the RX FIFO as follows:
RxSTAT2 RxSTAT1 RX FIFO Status
0 0 RX FIFO empty
0 1 The number of bytes in the RX FIFO is less
than the interrupt threshold level.
1 0 RX FIFO full.
1 1 The number of bytes in the RX FIFO has reached or
exceeded the interrupt threshold level.
Table 145 - HDLC Status Register
(Page B & C Address 14H)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9075B | E1 Single Chip Transceiver |
| MT9075B | E1 Single Chip Transceiver(E1單片收發(fā)器) |
| MT9075 | E1 Single Chip Transceiver |
| MT9075A | E1 Single Chip Transceiver |
| MT9075AL | E1 Single Chip Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9074_05 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver |
| MT9074AL | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays |
| MT9074AL1 | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays |
| MT9074AP | 制造商:Microsemi Corporation 功能描述: |
| MT9074AP1 | 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。