參數(shù)資料
型號: MT48LC4M16A2P-75:G
元件分類: DRAM
英文描述: 4M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
封裝: 0.400 INCH, ROHS COMPLIANT, PLASTIC, TSOP2-54
文件頁數(shù): 58/72頁
文件大小: 3455K
PDF: 09005aef80725c0b/Source: 09005aef806fc13c
Micron Technology, Inc., reserves the right to change products or specifications without notice.
64MSDRAM_2.fm - Rev. N 12/08 EN
61
2000 Micron Technology, Inc. All rights reserved.
64Mb: x4, x8, x16 SDRAM
Timing Diagrams
Figure 44:
Alternating Bank Read Accesses
Notes:
1. For this example, BL = 4, and CL = 2.
2. x16: A8, A9 and A11 = “Don’t Care”
x8: A9 and A11 = “Don’t Care”
x4: A11 = “Don’t Care”
ENABLE AUTO PRECHARGE
tCH
tCL
tCK
tAC
tLZ
DQM /
DQML, DQMH
CLK
A0–A9, A11
DQ
BA0, BA1
A10
tOH
DOUT m
tCMH
tCMS
tAH
tAS
tAH
tAS
tAH
tAS
ROW
tOH
DOUT m + 3
tAC
tOH
tAC
tOH
tAC
DOUT m + 2
DOUT m + 1
COMMAND
tCMH
tCMS
NOP
ACTIVE
NOP
READ
NOP
ACTIVE
tOH
DOUT b
tAC
READ
ENABLE AUTO PRECHARGE
ROW
ACTIVE
ROW
BANK 0
BANK 3
BANK 0
CKE
tCKH
tCKS
COLUMN m 2
COLUMN b 2
T0
T1
T2
T4
T3
T5
T6
T7
T8
tRP - BANK 0
tRAS - BANK 0
tRCD - BANK 0
CAS Latency - BANK 0
tRCD - BANK 3
CAS Latency - BANK 3
t
RC - BANK 0
RRD
DON’T CARE
UNDEFINED
相關(guān)PDF資料
PDF描述
M93C06-MB6G 16 X 16 MICROWIRE BUS SERIAL EEPROM, DSO8
MT48LC4M16A2F4-6IT:G 4M X 16 SYNCHRONOUS DRAM, 5.5 ns, PBGA54
MT46V32M8FG-6TIT:G 32M X 8 DDR DRAM, 0.7 ns, PBGA60
MT46V32M8BG-6AT:G 32M X 8 DDR DRAM, 0.7 ns, PBGA60
M29F800FB55N3E2 512K X 16 FLASH 5V PROM, 55 ns, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT48LC4M16A2P75ITG 制造商:Micron Technology Inc 功能描述:
MT48LC4M16A2P-75ITG 制造商: 功能描述:
MT48LC4M16A2P-7E 制造商:Micron Technology Inc 功能描述:SDRAM 64MBIT 133MHZ 54TSOP 制造商:Micron Technology Inc 功能描述:SDRAM, 64MBIT, 133MHZ, 54TSOP 制造商:Micron Technology Inc 功能描述:SDRAM, 64MBIT, 133MHZ, 54TSOP, Memory Type:DRAM - Synchronous, Memory Configurat