157
7682C–AUTO–04/08
AT90CAN32/64/128
Note:
1. The CTC2 and PWM2 bit definition names are now obsolete. Use the WGM21:0 definitions.
However, the functionality and location of these bits are compatible with previous versions of
the timer.
Bit 5:4 – COM2A1:0: Compare Match Output Mode A
These bits control the Output Compare pin (OC2A) behavior. If one or both of the COM2A1:0
bits are set, the OC2A output overrides the normal port functionality of the I/O pin it is connected
to. However, note that the Data Direction Register (DDR) bit corresponding to OC2A pin must be
set in order to enable the output driver.
When OC2A is connected to the pin, the function of the COM2A1:0 bits depends on the
WGM21:0 bit setting.
Table 14-2 shows the COM2A1:0 bit functionality when the WGM21:0 bits
are set to a normal or CTC mode (non-PWM).
Table 14-3 shows the COM2A1:0 bit functionality when the WGM21:0 bits are set to fast PWM
mode.
Note:
1. A special case occurs when OCR2A equals TOP and COM2A1 is set. In this case, the com-
for more details.
Table 14-1.
Waveform Generation Mode Bit Description
(1)Mode
WGM21
(CTC2)
WGM20
(PWM2)
Timer/Counter
Mode of Operation
TOP
Update of
OCR2A at
TOV2 Flag
Set on
0
Normal
0xFF
Immediate
MAX
1
0
1
PWM, Phase Correct
0xFF
TOP
BOTTOM
2
1
0
CTC
OCR2A
Immediate
MAX
3
1
Fast PWM
0xFF
TOP
MAX
Table 14-2.
Compare Output Mode, non-PWM Mode
COM2A1
COM2A0
Description
0
Normal port operation, OC2A disconnected.
0
1
Toggle OC2A on compare match.
1
0
Clear OC2A on compare match.
1
Set OC2A on compare match.
Table 14-3.
Compare Output Mode, Fast PWM Mod
e(1)COM2A1
COM2A0
Description
0
Normal port operation, OC2A disconnected.
0
1
Reserved
1
0
Clear OC2A on compare match.
Set OC2A at TOP.
1
Set OC2A on compare match.
Clear OC2A at TOP.