MOTOROLA
Chapter 13. Queued Analog-To-Digital Converter (QADC64E)
13-21
Programming the QADC64E Registers
13.2.7 Control Register 2
Control register 2 is the mode control register for the operation of queue 2. Software
specifies the queue operating mode of queue 2, and may enable a completion and/or a pause
interrupt. All control register fields are read/write data, except the SSE2 bit, which is
readable only when the test mode is enabled. Most of the bits are typically written once
when the software initializes the QADC64E, and not changed afterwards.
10110
Periodic timer continuous-scan mode: time = QCLK period x 2 9
10111
Periodic timer continuous-scan mode: time = QCLK period x 210
11000
Periodic timer continuous-scan mode: time = QCLK period x 211
11001
Periodic timer continuous-scan mode: time = QCLK period x 212
11010
Periodic timer continuous-scan mode: time = QCLK period x 21
11011
Periodic timer continuous-scan mode: time = QCLK period x 214
11100
Periodic timer continuous-scan mode: time = QCLK period x 215
11101
Periodic timer continuous-scan mode: time = QCLK period x 216
11110
Periodic l timer continuous-scan mode: time = QCLK period x 217
11111
External gated continuous-scan mode
MSB
0
123456
7
8
9
10
11
12
13
14
LSB
15
CIE2
PIE2 SSE2
MQ2
RESUME
BQ2
RESET:
00
00000
0
1111
11
1
Figure 13-12. QACR2 — Control Register 2 0x30 480E, 0x30 4C0E
Table 13-12. QACR2 Bit Descriptions
Bit(s)
Name
Description
0
CIE2
Queue 2 Completion Software Interrupt Enable — CIE2 enables an interrupt upon completion
of queue 2. The interrupt request is initiated when the conversion is complete for the CCW in
queue 2.
0 Disable the queue completion interrupt associated with queue 2
1 Enable an interrupt after the conversion of the sample requested by the last CCW in queue 2
1
PIE2
Queue 2 Pause Software Interrupt Enable — PIE2 enables an interrupt when queue 2 enters
the pause state. The interrupt request is initiated when conversion is complete for a CCW that
has the pause bit set.
0 Disable the pause interrupt associated with queue 2
1 Enable an interrupt after the conversion of the sample requested by a CCW in queue 2 which
has the pause bit set
Table 13-11. Queue 1 Operating Modes (continued)
MQ1[3:7]
Operating Modes