
MOTOROLA
Chapter 6. System Configuration and Protection
6-49
System Configuration and Protection Registers
6.14.5.2 SGPIO Data Register 2 (SGPIODT2)
Table 6-23. SGPIODT1 Bit Descriptions
Bit(s)
Name
Description
0:7
SGPIOD[0:7]
SIU general-purpose I/O Group D[0:7]. This 8-bit register controls the data of
general-purpose I/O pins SGPIOD[0:7]. The direction (input or output) of this group of pins
is controlled by the GDDR0 bit in the SGPIO control register.
8:15
SGPIOD[8:15]
SIU general-purpose I/O Group D[8:15]. This 8-bit register controls the data of
general-purpose I/O pins SGPIOD[8:15]. The direction (input or output) of this group of pins
is controlled by the GDDR1 bit in the SGPIO control register.
16:23
SGPIOD[16:23]
SIU general-purpose I/O Group D[16:23]. This 8-bit register controls the data of the
general-purpose I/O pins SGPIOD[16:23]. The direction (input or output) of this group of
pins is controlled by the GDDR2 bit in the SGPIO control register
24:31
SGPIOD[24:31]
SIU general-purpose I/O Group D[24:31]. This 8-bit register controls the data of the
general-purpose I/O pins SGPIOD[24:31]. The direction of SGPIOD[24:31] is controlled by
eight dedicated direction control signals SDDRD[24:31]. Each pin in this group can be
configured separately as general-purpose input or output.
MSB
0
1
23456
789
10
11
12
13
14
15
SGPIOC[0:7]
SGPIOA[8:15]
RESET:
0
00000
000000
0000
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
LSB
31
SGPIOA[16:23]
SGPIOA[24:31]
RESET:
0
00000
000000
0000
Figure 6-42. SGPIODT2—SGPIO Data Register 2 0x2F C028
Table 6-24. SGPIODT2 Bit Descriptions
Bit(s)
Name
Description
0:7
SGPIOC[0:7] SIU general-purpose I/O Group C[0:7]. This 8-bit register controls the data of the
general-purpose I/O pins SGPIOC[0:7]. The direction of SGPIOC[0:7] is controlled by 8
dedicated direction control signals SDDRC[0:7] in the SGPIO control register. Each pin in
this group can be configured separately as general-purpose input or output.
8:15
SGPIOA[8:15] SIU general-purpose I/O Group A[8:15]. This 8-bit register controls the data of the
general-purpose I/O pins SGPIOA[8:15]. The GDDR3 bit in the SGPIO control register
configures these pins as a group as general-purpose input or output.