參數(shù)資料
型號(hào)： MK50H28Q25/XX
廠商： STMICROELECTRONICS
元件分類： 微控制器/微處理器
英文描述： 1 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQCC52
封裝： PLASTIC, LCC-52
文件頁(yè)數(shù)： 19/64頁(yè)
文件大?。?/td> 429K
代理商： MK50H28Q25/XX
4.1.2.6 Control and Status Register 5 (CSR5)
CSR5 facilitates control and monitoring of modem controls.
RAP<3:1> = 5
1
5
1
0
1
4
0
9
1
2
1
0
8
0
3
0
7
0
2
0
6
0
5
0
4
0
1
0
1
3
0
000
0
000
D
T
R
D
S
R
D
T
R
D
S
R
T
S
E
N
X
E
D
G
E
0
BIT
NAME
DESCRIPTION
15:06
0
Reserved, must be written as zeroes.
5
XEDGE
Setting this bit causes the TD output to change on the rising edge of TCLK rather than on
the falling edge as indicated in the pin 25 description.
4
RTSEN
RTS/CTS ENABLE is a READ/WRITE bit used to configure pins 26 and 30. If this bit is
set, pin 26 becomes RTS and pin 30 becomes CTS. RTS is driven low whenever the
MK50H28 has data to transmit and is kept low during transmission. RTS will be
driven high after the closing flag of a signal unit is transmited if either no other frames
are in the FIFO or if the minimum signal unit spacing is higher than 2 (see Mode
Register). The MK50H28 will not begin transmission and TD will remain HIGH if CTS is
high. If RTSEN = 0 then pins 26 and 30 become programmable I/O pins DTR and DSR.
The direction and behavior of DSR and DTR are controlled by the following bits.
3
DTRD
DTR DIRECTION is a READ/WRITE bit used to control the direction of the DTR/RTS
pin. If DTRD = 0, the DTR/RTS pin becomes an input pin and the DTR bit reflects the
current value of the pin; if DTRD = 1, the DTR/RTS pin is an output pin controlled by the
DTR bit below.
2
DSRD
DSR DIRECTION is a READ/WRITE bit used to control the direction of the DSR/CTS
pin. If DSRD = 0, the DSR/CTS pin becomes an input pin and the DSR bit reflects the
current value of the pin; if DSRD = 1, the DSR/CTS pin is an output pin controlled by the
DSR bit below.
1
DTR
DATA TERMINAL READY is used to control or observe the DTR I/O pin depending on
the value of DTRD. If DTRD = 0, this bit becomes READ ONLY and always equals
the current value of the DTR/RTS pin. If DTRD = 1, this bit becomes READ/WRITE
and any value written to this bit appears on the DTR/RTS pin.
0
DSR
DATA SET READY is used to control or observe the DSR I/O pin depending on the
value of DSRD. If DSRD = 0, this bit becomes READ ONLY and always equals the
current value of the DSR/CTS pin. If DSRD = 1 this bit becomes READ/WRITE and
any value written to this bit appears on the DSR/CTS pin.
MK50H28
26/64
相關(guān)PDF資料
PDF描述
MK50N512CLL100R 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100
MK50X256CLL100 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100
MK50N512CLL100 32-BIT, FLASH, 100 MHz, RISC MICROCONTROLLER, PQFP100
ML53812-2 SPECIALTY MICROPROCESSOR CIRCUIT, PQFP176
ML54051 FLASH MEMORY DRIVE CONTROLLER, PQFP120
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MK50H28TQ25 功能描述:電信集成電路 MLL Controller 25MHz RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
MK50N512CLL100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
MK50N512CLQ100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
MK50N512CMC100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
MK50N512CMD100 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Up to 100 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*