- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359159 > MDS212CG (ZARLINK SEMICONDUCTOR INC) 12-Port 10/100Mbps Ethernet Switch PDF資料下載
參數(shù)資料
| 型號： | MDS212CG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | 12-Port 10/100Mbps Ethernet Switch |
| 中文描述： | DATACOM, LAN SWITCHING CIRCUIT, PBGA456 |
| 封裝： | 35 X 35 MM, 2.33 MM HEIGHT, MS-034, HSBGA-456 |
| 文件頁數(shù)： | 97/111頁 |
| 文件大?。?/td> | 1609K |
| 代理商： | MDS212CG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁當前第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁
MDS212
Data Sheet
97
Zarlink Semiconductor Inc.
Used to enable protocol filtering on a port by port basis. There
is only one Protocol Filtering Register (PFR), but it can be used
on any combination of ports.
0= disable ingress filter 1= enable ingress filter
Physical Layer Control Bits
Bit [7]
Bit [8]
Bit [9]
Bit [10]
10M
Reserved
Full_Duplex
FDX_Polarity
10M or 100M; 1=10Mbps 0=100Mbps
Enables full duplex mode Default =0 – Half Duplex
Selects the output polarity of Full_Duplex control signal
0 = Low true (Default) 1 = High true
Setting this bit cause internal connect
TXCLK, TXD, TXD[0:3] to RXCLK, RXD, RXD[0:3]
Default =0 – Disable
Setting this bit indicate an external loop-back connection of
TXCLK, TXD[0:3] to RXCLK, RXD[0:3] are required)
Default =0 -- Disable
Flow Control Enable Default =0 – Disable
Bit [11]
Int_Lpback
Bit [12]
Ext_Lpback
Bit [13]
FC_Enable
When enabled:
In
Half Duplex
mode, the MAC Transmitter applies backpressure for flow control.
In
Full Duplex
mode, the MAC Transmitter sends Flow-Control frames when necessary. The MAC Receiver
interprets and processes incoming Flow Control frames. The MAC Receiver marks all Flow Control Frames.
Receive DMA discards the received Flow Control Frame and send status reports to the Switch Manager for
statistic collection.
When Disabled:
The MAC Transmitter asserts flow control neither by sending Flow Control frames nor by jamming collision.
The MAC Receiver still interprets and processes the Flow-Control frames. The MAC Receiver marks all
Flow Control frames. Receive DMA discards the received Flow Control frames and send a status report to
the Switch Manager for statistic collection.
Bit [14]
Link_Polarity
Selects the input polarity of Link Status signal
0 = Low true (Default) 1 = High true
Bit [15]
Tx_Enable
Enables MAC Transmitter for transmission
Default =0 – Disable
Bit [16]
Reserved
Bit [23:17]
IFG
Inter-frame Gap (Default=7’d24)
Use to adjust the inter-frame gap. (Unit =transmit Clock.) The
default is 7'd24, stands for 24 transmit clock (each clock
transmit 4 bits).
Bit [31:24]
Reserved
18.2.12.3 ECR2 - MAC Port Interrupt Mask Register
Access:
Address:
Non-Zero-Wait-State,
h0x2*4
h008
h048
h088
Direct Access,
x: port number
ECR2_p0
ECR2_p1
ECR2_p2
Write/Read
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MDS213 | 12-Port 10/100Mbps + 1Gbps Ethernet Switch |
| MDS213CG | 12-Port 10/100Mbps + 1Gbps Ethernet Switch |
| MDS220 | Analog IC |
| MDS221 | Analog IC |
| MDS223 | Analog IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MDS213 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:12-Port 10/100Mbps + 1Gbps Ethernet Switch |
| MDS213CG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:12-Port 10/100Mbps + 1Gbps Ethernet Switch |
| MDS217 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| MDS-21E09 | 制造商:ITT Interconnect Solutions 功能描述:BACKSHELL - Bulk |
| MDS21P-6AA-000 | 制造商:Amphenol Corporation 功能描述:MICRO D/18in WIRE 26AWG 7 STRD THRU HOLE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。