- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25635 > MD80C52EXXX-16SBD (ATMEL CORP) 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 PDF資料下載
參數(shù)資料
| 型號(hào)： | MD80C52EXXX-16SBD |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CDIP40 |
| 封裝： | 0.600 INCH, CERAMIC, DIP-40 |
| 文件頁數(shù)： | 34/198頁 |
| 文件大?。?/td> | 4822K |
| 代理商： | MD80C52EXXX-16SBD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁
129
8111C–MCU Wireless–09/09
AT86RF231
The encryption or decryption is initiated with register bit AES_REQUEST = 1 (SRAM address
0x83, AES_CTRL or the mirrored version with SRAM address 0x94, AES_CTRL_MIRROR).
The AES module control registers are only accessible using SRAM read and write accesses on
address space 0x82 to 0x94. A configuration of the AES mode, providing the data and the start
of the operation can be combined within one SRAM access.
Notes
No additional register access is required to operate the security block.
Using AES in TRX_OFF state requires an activated clock at pin 17 (CLKM), i.e. register bits
CLKM_CTRL!= 0. For further details refer to Section 9.6.4 “Master Clock Signal Output
Access to the security block is not possible while the radio transceiver is in state SLEEP.
All configurations of the security module, the SRAM content and keys are reset during
SLEEP or RESET states.
11.1.3
Security Key Setup
The setup of the key is prepared by setting register bits AES_MODE = 0x1 (SRAM address
0x83, AES_CTRL). Afterwards the 128 bit key must be written to SRAM addresses 0x84 through
0x93 (registers AES_KEY). It is recommended to combine the setting of control register 0x83
(AES_CTRL) and the 128 bit key transfer using only one SRAM access starting from address
0x83.
The address space for the 128-bit key and 128-bit data is identical from programming point of
view. However, both use different pages which are selected by register bit AES_MODE before
storing the data.
A read access to registers AES_KEY (0x84 - 0x93) returns the last round key of the preceding
security operation. After an ECB encryption operation, this is the key that is required for the cor-
responding ECB decryption operation. However, the initial AES key, written to the security
module in advance of an AES run, see step 1 in Table 11-1 on page 128, is not modified during
an AES operation. This initial key is used for the next AES run even it cannot be read from
AES_KEY.
Note
ECB decryption is not required for IEEE 802.15.4 or ZigBee security processing. The
AT86RF231 provides this functionality as an additional feature.
11.1.4
Security Operation Modes
11.1.4.1
Electronic Code Book (ECB)
ECB is the basic operating mode of the security module. After setting up the initial AES key, reg-
ister bits AES_MODE = 0 (SRAM address 0x83, AES_CTRL) sets up ECB mode. Register bit
AES_DIR (SRAM address 0x83, AES_CTRL) selects the direction, either encryption or decryp-
tion. The data to be processed has to be written to SRAM addresses 0x84 through 0x93
(registers AES_STATE).
An example for a programming sequence is shown in Figure 11-1 on page 130. This example
assumes a suitable key has been loaded before.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MD80C52EXXX-20SB | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CDIP40 |
| MQ80C32E-36SC | 8-BIT, 36 MHz, MICROCONTROLLER, CQFP44 |
| MR80C52XXX-20:R | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQCC44 |
| MQ80C32E-30/883 | 8-BIT, 30 MHz, MICROCONTROLLER, CQFP44 |
| MR80C52CXXX-16/883R | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MD80C86 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor |
| MD80C862 | 制造商:Intel 功能描述:PROCESSOR:MICRO-PROCESSOR |
| MD80C86-2 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 16-Bit Microprocessor |
| MD80C86-2/883 | 制造商:Intersil Corporation 功能描述:MPU 16BIT CMOS 8MHZ 40CDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:CPU 16BILT 5V CMOS 8MHZ 40CDIP - Bulk |
| MD80C86-2/B | 制造商:Intersil Corporation 功能描述:MPU 16BIT CMOS 8MHZ 40CDIP - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。