IRQ/VPP Pin MC68HC705JJ7 MC68HC705JP7 Advance Information Data Sheet, Rev. 4.1 " />
參數(shù)資料
型號(hào): MCR705JP7CDWE
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 76/164頁(yè)
文件大?。?/td> 0K
描述: MCU 8BIT 224B RAM 28-SOIC
標(biāo)準(zhǔn)包裝: 26
系列: HC05
核心處理器: HC05
芯體尺寸: 8-位
速度: 2.1MHz
連通性: SIO
外圍設(shè)備: POR,溫度傳感器,WDT
輸入/輸出數(shù): 22
程序存儲(chǔ)器容量: 6KB(6K x 8)
程序存儲(chǔ)器類型: OTP
RAM 容量: 224 x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 4x12b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 28-SOIC(0.295",7.50mm 寬)
包裝: 管件
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)當(dāng)前第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)
IRQ/VPP Pin
MC68HC705JJ7 MC68HC705JP7 Advance Information Data Sheet, Rev. 4.1
Freescale Semiconductor
19
1.8 IRQ/VPP Pin
The IRQ/VPP input pin drives the asynchronous IRQ interrupt function of the CPU. The IRQ interrupt
function uses the LEVEL bit in the MOR to provide either negative edge-sensitive triggering or both
negative edge-sensitive and low level-sensitive triggering. If the LEVEL bit is set to enable level-sensitive
triggering, the IRQ/VPP pin requires an external resistor to VDD for “wired-OR” operation. If the IRQ/VPP
pin is not used, it must be tied to the VDD supply. The IRQ/VPP pin contains an internal Schmitt trigger as
part of its input to improve noise immunity.
The voltage on this pin may affect operation if the voltage on the IRQ/VPP pin is above VDD when the
device is released from a reset condition. The IRQ/VPP pin should only be taken above VDD to program
an EPROM memory location or personality EPROM bit. For more information, refer to 15.13 PEPROM
NOTE
Each of the PA0–PA3 I/O pins may be connected as an OR function with
the IRQ interrupt function by the PIRQ bit in the MOR. This capability allows
keyboard scan applications where the transitions or levels on the I/O pins
will behave the same as the IRQ/VPP pin, except that active transitions and
levels are inverted. The edge or level sensitivity selected by the LEVEL bit
in the MOR for the IRQ/VPP pin also applies to the I/O pins that are ORed
to create the IRQ signal. For more information, refer to 4.5 External
1.9 PA0–PA5
These six I/O lines comprise port A, a general-purpose bidirectional I/O port. This port also has four pins
which have keyboard interrupt capability. All six of these pins have high current source and sink capability.
All of these pins have software programmable pulldowns which can be disabled by the SWPDI bit in the
MOR.
1.10 PB0–PB7
These eight I/O lines comprise port B, a general-purpose bidirectional I/O port. This port is also shared
with the 16-bit programmable timer input capture and output compare functions, with the two voltage
comparators in the analog subsystem, and with the simple serial interface (SIOP).
The outputs of voltage comparator 1 can directly drive the PB4 pin; and the PB4 pin has high current
source and sink capability.
All of these pins have software programmable pulldowns which can be disabled by the SWPDI bit in the
MOR.
1.11 PC0–PC7 (MC68HC705JP7)
These eight I/O lines comprise port C, a general-purpose bidirectional I/O port. This port is only available
on the 28-pin MC68HC705JP7. All eight of these pins have high current source and sink capability.
All of these pins have software programmable pulldowns which can be disabled by the SWPDI bit in the
MOR.
相關(guān)PDF資料
PDF描述
MCHC705JP7CDWE IC MCU 8BIT 224 BYTES RAM 28SOIC
LF13WBJ-20P CONN JACK WATERPROOF 20POS MALE
MK20DX128VMP5 IC ARM CORTEX MCU 128KB 64BGA
MC908AP8ACBE IC MCU 8K FLASH 8MHZ 42-SDIP
VE-2N2-IY-F2 CONVERTER MOD DC/DC 15V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCR706A 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Silicon Controlled Rectifiers
MCR706AT4 功能描述:SCR 400V 4A RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復(fù)關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流(在 VDRM IDRM 下):5 uA 開(kāi)啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流(Ih 最大值):75 mA 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube
MCR706AT4G 功能描述:SCR THY 4A 400V SCR RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復(fù)關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流(在 VDRM IDRM 下):5 uA 開(kāi)啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流(Ih 最大值):75 mA 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube
MCR707A 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Silicon Controlled Rectifiers
MCR708A 功能描述:SCR 600V 4A RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復(fù)關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流(在 VDRM IDRM 下):5 uA 開(kāi)啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流(Ih 最大值):75 mA 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube