
Queued Serial Peripheral Interface (QSPI) Module
MCF5272 ColdFire Integrated Microprocessor User’s Manual, Rev. 3
14-14
Freescale Semiconductor
Correspondingly, a read at QDR returns the data in the RAM at the address specified by QAR[ADDR].
This also causes QAR to increment. A read access requires a single wait state.
NOTE
The QAR does not wrap after the last queue entry within each section of the
RAM.
14.5.5
QSPI Address Register (QAR)
The QAR, shown in
Figure 14-9, is used to specify the location in the QSPI RAM that read and write
operations affect.
14.5.6
QSPI Data Register (QDR)
The QDR, shown in
Figure 14-10, is used to access QSPI RAM indirectly. The CPU reads and writes all
data from and to the QSPI RAM through this register. A read or write to QDR causes the value in QAR to
increment.
15
65
0
Field
—
ADDR
Reset
0000_0000_0000_0000
R/W
Address
MBAR + 0x00B0
Figure 14-9. QSPI Address Register
15
0
Field
DATA
Reset
0000_0000_0000_0000
R/W
Address
MBAR + 0x00B4
Figure 14-10. QSPI Data Register