- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45223 > MC68HC705PD6 (FREESCALE SEMICONDUCTOR INC) 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | MC68HC705PD6 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | QFP-80 |
| 文件頁數(shù)： | 30/165頁 |
| 文件大?。?/td> | 841K |
| 代理商： | MC68HC705PD6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁
July 7, 1997
GENERAL RELEASE SPECIFICATION
MC68HC05PD6
P-DECODER
MOTOROLA
REV 1.1
12-9
12.3.7.1 Preamble Mode
After receiving the preamble pattern, it enters preamble mode and continues to
check the following 544 bits of data. If there is an SC inside the 544-bit time frame,
it will change to the receiving mode. Otherwise, it will change to the waiting mode.
The BS1 and BS3 signals hold at ‘1’ and the BS2 signal holds at ‘0’ for the whole
preamble mode duration.
12.3.7.2 Receiving Mode
The receiving mode starts with the frame 0 when the SC is detected in the
preamble mode. The battery saving signals, BS1, BS2 and BS3, will be changed
according to DS1-DS0, FA2-FA0, FB2-FB0, PLL1-PLL0 of the P-Decoder Control
Registers. The 32 bits of data in the self-frame number will be received and
compared to the six user addresses stored in ADR
A-ADRF. If the 1st 32 bits of
received data is not the same as one of the six addresses, the 2nd 32 bits of
received data in the same frame will also be compared. If it does not match, the
battery saving signals will hold at ‘0’. If the 1st or the 2nd codeword does match,
the DBF ag in the PDSR register is set. After the address information and 2
function bits are stored in the RAIR register, ADRF ag in PDSR register will be
set. The P-Decoder will keep BS1 = ‘1’, BS2 = ‘0’, BS3 = ‘1’ to receive the
message data. When 20 bits of message data are stored in the RMIR registers,
the MSGF ag is set. The receiving of message data will be terminated when it
meets other address codeword or the idle codeword and the DCF ag in PDSR
register will be set. In the receiving mode, it continues to detect the SC. If it does
not detect the SC, the SCF ag in PDSR will be cleared. If the SC is absent
consecutively for 2 times, the operating mode will be changed to the waiting
mode. The SCF ag in PDSR register will be set when the SC is detected and
cleared when the SC is not detected. The ERRF ag in PDSR shows the validity
of the 20-bit message data. In most situation, if ERRF = ‘0’, there is 2 or less than
2 bits error and the data in the RMIR register is valid. If ERRF = ‘1’, there is more
than 2 bits error and the data in the RMIR register is invalid. Message codewords
following this error codeword will be ignored. Figure 12-6 and Figure 12-7 show
the timing of signals in the receiving mode.
12.3.8 Frame State Generator
In each batch, there are one SC and sixteen codewords. State 16 is assigned to
SC, state 0 is assigned to the 1st codeword and state 15 is assigned to the 16th
codeword sequentially. It provides the information to generate the battery saving
signals.
12.3.9 Preamble and Synchronization Codeword Detector
It is used to detect the preamble pattern and synchronization codeword.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05PE0P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC05PE0CDW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05PL4CSD | 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705PL4BDW | 8-BIT, OTPROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705PL4BCDW | 8-BIT, OTPROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC705SR3CP | 功能描述:IC MCU 3.75K 2.1MHZ OTP 40-DIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:HC05 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標準包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C，IrDA，LIN，SPI，UART/USART 外圍設(shè)備:DMA，PDR，POR，PVD，PWM，溫度傳感器，WDT 輸入/輸出數(shù):26 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN，36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND |
| MC68HC705SR3CPE | 功能描述:8位微控制器 -MCU 8B MCU 192 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| MC68HC705SR3CPE | 制造商:Freescale Semiconductor 功能描述:8-Bit Microcontroller IC |
| MC68HC705SR3PE | 功能描述:IC MCU 3.75K 2.1MHZ OTP 40-DIP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:HC05 標準包裝:1 系列:AVR® ATmega 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C，SPI，UART/USART 外圍設(shè)備:欠壓檢測/復(fù)位，POR，PWM，WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB（16K x 16） 程序存儲器類型:閃存 EEPROM 大小:1K x 8 RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 8x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:44-TQFP 包裝:剪切帶 (CT) 其它名稱:ATMEGA324P-B15AZCT |
| MC68HC706P6ACDW | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。