- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371014 > MC145170 (Motorola, Inc.) PLL Frequency Synthesizer(PLL頻率發(fā)生器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MC145170 |
| 廠商： | Motorola, Inc. |
| 英文描述： | PLL Frequency Synthesizer(PLL頻率發(fā)生器) |
| 中文描述： | 鎖相環(huán)頻率合成器（PLL頻率發(fā)生器） |
| 文件頁數(shù)： | 1/14頁 |
| 文件大?。?/td> | 173K |
| 代理商： | MC145170 |
Prepared by Onis Cogburn
Device models and simulators such as PSpice can
provide the circuit designer with a method of reducing the
amount of time spent in the laboratory. The key is in
developing the proper model. While the models used by the
IC designer could be used for simulating the circuit
designer’s application, it is a cumbersome, inefficient and
more often than not, an inaccurate method for analyzing the
operation of the actual circuit. A better method is to devise a
model, which performs to the specification for the IC and trust
the IC designer to produce a device that conforms to the
specification. In this manner, simpler, faster simulations can
be made.
The following describes the application of this technique
for the MC145170 PLL Frequency Synthesizer. PSpice
Analog Behavioral Modeling is used to develop phase
detector and VCO models. These are used to simulate open
loop, closed loop and test purity of the VCO output. All
simulations described below were performed at level 3.
Figure 1 shows the block diagram for the MC145170. The
device is composed of serial communications hardware, a
reference oscillator, a phase detector and counters to divide
the reference oscillator and input frequency. It is neither
necessary nor practical to simulate the complete MC145170.
To do so would only chew up a considerable amount of
computer time and generate unmanageable data files. Since
the simulator must calculate the conditions for each node for
every step in the simulation, reducing the circuitry to the
minimum required to obtain the desired results is not only
attractive but also necessary.
The serial communications hardware establishes the
operating conditions for the device but plays no active part in
the operation of the PLL so it is not necessary for either
closed loop or open loop analysis. The counters can also be
considered as not essential to the operation of the loop if the
correct model for the circuit is used. By including the divide
ratio into the design of the VCO model and choosing the
reference input to equal the phase detector frequency, the
counters can be eliminated from the simulation. It may be
desirable to simulate the oscillator operation but this can and
should be done separate from the loop simulation.
ENB
OSCin
Din
CLK
OSCout
fin
OSC
1
2
7
5
4
Input
AMP
3
15
16
15–stage R Counter
16–Stage N Counter
Shift
Register
And
Control
Logic
POR
BitGrabber N Register
16 Bits
BitGrabber C Register
8 Bits
BitGrabber R Register
15 Bits
Phase/Frequency
Detector B And Control
Phase/Frequency
Detector A And Control
Lock Detector
And Control
16
LD
PDout
φ
R
φ
V
10
15
14
13
11
9
Pin 16 = VDD
Pin 12 = VSS
6
4–Stage
Reference
Divider
REFout
3
Dout
8
fV Control
fR Control
fR
fV
Figure 1. Block Diagram
Motorola, Inc. 1998
Rev 0
Order this document by AN1671/D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC14517BCL | Dual 64-Bit Static Shift Register |
| MC14517 | Dual 64-Bit Static Shift Register |
| MC14517BDWR2 | Dual 64-Bit Static Shift Register |
| MC14517BCP | Non-inverting High Speed MOSFET Driver with Active Pullup and Internal Regulator 5-SOT-23 |
| MC14517BDW | Dual 64-Bit Static Shift Register |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145170D1 | 制造商: 功能描述: 制造商:Motorola Inc 功能描述: 制造商:undefined 功能描述: |
| MC145170D2 | 功能描述:鎖相環(huán) - PLL PLL Synthesizer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| MC145170D2R2 | 功能描述:鎖相環(huán) - PLL PLL Synthesizer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| MC145170DT2 | 功能描述:鎖相環(huán) - PLL PLL Synthesizer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| MC145170DT2R2 | 功能描述:IC SERIAL PLL FREQ SYNTH 16TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。