- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377895 > MB86967PFV (FUJITSU LTD) LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces PDF資料下載
參數(shù)資料
| 型號(hào)： | MB86967PFV |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces |
| 中文描述： | 1 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP80 |
| 封裝： | PLASTIC, LQFP-80 |
| 文件頁(yè)數(shù)： | 21/129頁(yè) |
| 文件大小： | 1499K |
| 代理商： | MB86967PFV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)
21
MB86967
After finishing the loading of packets into the buffer, the host initiates packet transmission. This is done by loading
the number of packets to be transmitted into the Transmit Start Register, BMPR10<6:0>, and asserting the
Transmit Start bit, TXST, of the same register, BMPR10<7>.
6.2 DMA Read (Receive) ISA, Generic Mode Only
The MB86967 indicates that it has received packets and stored them in the packet buffer with status bits or
interrupts. Before attempting to transfer a packet from the buffer, the host processor should read the RX BUF
EMPTY bit, DLCR5<6>. If this bit is 0, there are one or more packets ready for transfer in the receive buffer.
After reading each packet, the host will check this bit again to see if there are more.
Prior to beginning the transfer of a packet from the receive buffer to host memory via DMA, the host must first
read the four-byte receive packet header from the buffer to obtain the packet status and the length of the packet
in bytes. Calculating from the packet length the number of DMA cycles needed to read the packet, the host will
load that number into the cycle counter of the host DMA controller. Next, RX DMA EN, BMPR12<1>, is set to
high to enable DMA read operation to transfer the packet to host memory. The DMA burst control bits,
BMPR13<1:0>, set the maximum number of data transfer cycles (bytes or words) in a single bus acquisition to
be 1, 4, 8, or 12. When it is ready to begin, the MB86967 asserts its DMA Request output, DREQ. The host
responds by asserting DMA Acknowledge, DMACK, followed by the Read Strobe, RD. The MB86967 will assert
its RDY(RDY) output when it has placed the byte/word on the data bus and is ready to complete the data transfer
cycle. The system memory will accept the data, then the host negates RD. The MB86967 shifts the data down
in its bus read FIFO, then moves its internal read pointer to point to the next byte/word in the buffer, moving it
into the FIFO.
In burst mode and depending on the value of the DREQ EXTND bit, DLCR4<2>, the MB86967 negates DREQ
at the next-to-last or last transfer cycle of the burst. The host DMA then completes the last one or two transfer
cycles and negates DMACK to terminate the burst. The MB86967 reasserts DREQ to repeat the process if it
can transfer more data after the host negates DMACK. The DMA controller asserts the end of process input,
EOP(EOP) concurrent with the last byte/word data transfer to indicate completion of the entire process. The
MB86967 then stops requesting more DMA cycles.
When EOP(EOP) is asserted by the host DMA controller, the DMA EOP bit, DLCR1<5>, will be set high, and
an interrupt will also be generated, provided it is enabled by a high in the associated interrupt enable bit,
DLCR3<5>. This interrupt can be used by the host to initiate the final actions to close the DMA process. The
interrupt is cleared and the DMA is disabled and reset by writing 00H to the DMA Enable Register, BMPR12.
Note: Clearing RX DMA EN must be done to close the receive DMA process before attempting another DMA
process. This is accomplished by writing 00H to BMPR12. When this is done, the DMA EOP bit will clear
automatically, clearing the EOP status and interrupt, so it is not necessary to clear the interrupt separately.
After completion of the DMA process, RX DMA EN must be reasserted when the host wants to begin reading
another packet from the receive buffer by using DMA.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86977 | IP PACKET FORWARDING ENGINE |
| MB86977PFV-G-BND | IP PACKET FORWARDING ENGINE |
| MB86H20 | SmartMPEG |
| MB86H21 | MPEG-2 Decoder with Integrated NDS ICAM |
| MB86H22 | MPEG-2 Decoder for ext. Temperature Range |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86977 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86977PFV-G-BND | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86A21PMC-G-BNDE1 | 制造商:FUJITSU 功能描述: |
| MB86A21PMC-G-JNE1 | 制造商:FUJITSU 功能描述: |
| MB86A22PMC-ES-BNDE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。