參數(shù)資料
型號: MAX14830ETM+
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: 微控制器/微處理器
英文描述: SERIAL COMM CONTROLLER, QCC48
封裝: 7 X 7 MM, ROHS COMPLIANT, TQFN-48
文件頁數(shù): 39/68頁
文件大?。?/td> 2356K
代理商: MAX14830ETM+
MAX14830
Quad Serial UART with 128-Word FIFOs
and Internal Oscillator
44
FlowLvl—Flow Level Register
FlowLvl is used for selecting the RxFIFO threshold levels used for software (XON/XOFF) and hardware (RTS/CTS) flow
control.
Bits 7–4: Resume[n]
Resume[n] bits set the Transmit FIFO threshold at which an XON is automatically sent or RTS_ is automatically set low.
This signals the far end station to start transmission. The actual threshold level is calculated as 8 x Resume[n]. The
resulting level is in the range of 0 to 120.
Bits 3–0: Halt[n]
Halt[n] bits set a Receive FIFO threshold level at which an XOFF is automatically sent or RTS_ is automatically set high,
depending on whether automatic software or hardware flow control is enabled. This signals the far end station to halt
transmission. The actual threshold level is calculated as 8 x Halt[n]. Hence the selectable threshold granularity is eight.
The resulting level is in the range of 0 to 120.
FIFOTrigLvl—FIFO Interrupt Trigger Level Register
Bits 7–4: RxTrig[n]
The RxTrig[n] bits allow definition of the Receive FIFO threshold level at which an ISR[3] interrupt is generated. This
can be used to signal that the Receive FIFO is nearing overflow or that a predefined number of FIFO locations are
available for being read out in one block.
The actual FIFO trigger level is 8 x RxTrig[n], hence the selectable threshold granularity is eight.
Bits 3–0: TxTrig[n]
The TxTrig[n] bits allow definition of the Transmit FIFO threshold level at which the MAX14830 generates an ISR[4]
interrupt. This can be used to manage data flow to the Transmit FIFO. For example, if the trigger level is defined near
the bottom of the TxFIFO, the host knows that a predefined number of FIFO locations are available to be written to in
one block. Alternatively, if the trigger level is set near the top of the FIFO, the host is warned when the Transmit FIFO
is nearing overflow, if written to on a word-by-word basis.
The actual FIFO trigger level is 8 x TxTrig[n], hence the selectable threshold granularity is eight.
ADDRESS:
0x0F
MODE:
R/W
BIT
7
6
5
4
3
2
1
0
NAME
Resume3
Resume2
Resume1
Resume0
Halt3
Halt2
Halt1
Halt0
RESET
0
ADDRESS:
0x10
MODE:
R/W
BIT
7
6
5
4
3
2
1
0
NAME
RxTrig3
RxTrig2
RxTrig1
RxTrig0
TxTrig3
TxTrig2
TxTrig1
TxTrig0
RESET
1
相關(guān)PDF資料
PDF描述
MAX3624AETJ+ 312.5 MHz, OTHER CLOCK GENERATOR, QCC32
MAX3638ETM+ 800 MHz, OTHER CLOCK GENERATOR, QCC48
MAX3679CTJ+ 625 MHz, OTHER CLOCK GENERATOR, QCC32
MAX7329AUP+ 8 I/O, PIA-GENERAL PURPOSE, PDSO20
MAX7329AAP+ 8 I/O, PIA-GENERAL PURPOSE, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX14830ETM+ 功能描述:UART 接口集成電路 Quad Serial UART w/128-Word FIFOs RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
MAX14830ETM+T 功能描述:UART 接口集成電路 Quad Serial UART w/128-Word FIFOs RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
MAX14830EVKIT# 功能描述:界面開發(fā)工具 MAX14830 Eval Kit RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
MAX14830EVKIT+ 制造商:Maxim Integrated Products 功能描述:QUAD UART EV-KIT WITH IO-LINK AND MULTIPROTOCOL - Boxed Product (Development Kits)
MAX1483C/D+ 功能描述:RS-485接口IC low-power transceivers for RS-485 and RS-422 communication RoHS:否 制造商:Texas Instruments 數(shù)據(jù)速率:250 Kbps 工作電源電壓:3.3 V 電源電流:750 uA 工作溫度范圍:- 40 C to + 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube