- 您現(xiàn)在的位置：買賣IC網 > PDF目錄98009 > MAX14830ETM+ (MAXIM INTEGRATED PRODUCTS INC) SERIAL COMM CONTROLLER, QCC48 PDF資料下載
參數資料
| 型號： | MAX14830ETM+ |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SERIAL COMM CONTROLLER, QCC48 |
| 封裝： | 7 X 7 MM, ROHS COMPLIANT, TQFN-48 |
| 文件頁數： | 35/68頁 |
| 文件大?。?/td> | 2356K |
| 代理商： | MAX14830ETM+ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
MAX14830
Quad Serial UART with 128-Word FIFOs
and Internal Oscillator
40
MODE2 Register
Bit 7: EchoSuprs
Set the EchoSuprs bit high so that the receiver (RX_) gates any data it receives when its transmitter is busy transmitting. In
half-duplex communication (like IrDA and RS-485) this allows blocking of the locally echoed data. The receiver can block
data for an extended time after the transmitter ceases transmission by programming a hold time in HDplxDelay[3:0] bits.
Bit 6: MultiDrop
Set the MultiDrop bit high to enable the 9-bit multidrop mode. If this bit is set, parity checking is not performed by the
receiver and parity generation is not done by the transmitter. The parity error bit, LSR[2], has a different meaning in
this case. The parity error bit represents the 9th bit (address/data indication) that is received with each 9-bit character.
Bit 5: Loopback
Set the Loopback bit high to enable internal local loopback mode. This internally connects TX_ to RX_ and also RTS_ to CTS_.
In local loopback mode, the TX_ output and the RX_ input are disconnected from the internal transmitter and receiver. The
TX_ output is in three-state. The RTS_ output remains connected to the internal logic and reflects the logic state programmed
in LCR[7]. The CTS_ input is disconnected from RTS_ and the internal logic. CTS_ thus remains in a high-impedance state.
Bit 4: SpecialChr
The SpecialChr bit enables special character detection. The receiver can detect up to four special characters, as
selected in FlowCtrl[5:4] and defined in the XON1, XON2, XOFF1 and/or XOFF2 registers, possibly in combination with
GPIO_ inputs, enabled through FlowCtrl[2]: GPIAddr. When a special character is received it is put into the RxFIFO
and a special character detect interrupt ISR[1] is generated.
Special character detection can be used in addition to auto XON/XOFF flow control, if enabled through FlowCtrl[3]. In
this case XON/XOFF flow control is then limited to single character XON and XOFF and only two special characters
can then be defined (in XON2 and XOFF2).
Bit 3: RxEmtyInv
The RxEmtyInv bit inverts the meaning of the receiver empty interrupt: ISR[6]: RFifoEmptyInt. If RxEmtyInv is set low
(default state), the ISR[6] interrupt is generated when the Receive FIFO is empty. If the RxEmtyInv is set high, the ISR[6]
interrupt is generated when the Receive FIFO contains at least one character (i.e. is not empty).
Bit 2: RxTrigInv
The RxTrigInv bit inverts the meaning of the RxFIFO triggering. When set, an ISR[3]: RFifoTrigInt is generated when
the RxFIFO is emptied to the trigger level: FIFOTrgLvl[7:4]. If the RxTrgInv bit is low (default state), the ISR[3] interrupt
is generated when the RxFIFO fill level, which starts from a level below FIFOTrgLvl[7:4], is filled up to the trigger level
programmed into FIFOTrgLvl[7:4].
Bit 1: FIFORst
Set the FIFORst bit high to clear both the Receive and Transmit FIFOs of all data contents. After the FIFO reset, the
FIFORst bit must then be set back to 0 to continue normal operation.
Bit 0: RST
Set the RST bit high to reset the selected UART in the MAX14830. The SPI/I2C bus stays active during this reset and
communication with the MAX14830 is possible. All register bits in the selected UART are reset to their reset state and
the FIFOs are cleared during a reset.
The global registers are not reset when the RST bit for a given UART is set. Once set high, the RST bit must be cleared
by writing a 0 to RST.
ADDRESS:
0x0A
MODE:
R/W
BIT
7
6
5
4
3
2
1
0
NAME
EchoSuprs
MultiDrop
Loopback
SpecialChr
RxEmtyInv
RxTrigInv
FIFORst
RST
RESET
0
相關PDF資料 |
PDF描述 |
|---|---|
| MAX3624AETJ+ | 312.5 MHz, OTHER CLOCK GENERATOR, QCC32 |
| MAX3638ETM+ | 800 MHz, OTHER CLOCK GENERATOR, QCC48 |
| MAX3679CTJ+ | 625 MHz, OTHER CLOCK GENERATOR, QCC32 |
| MAX7329AUP+ | 8 I/O, PIA-GENERAL PURPOSE, PDSO20 |
| MAX7329AAP+ | 8 I/O, PIA-GENERAL PURPOSE, PDSO20 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MAX14830ETM+ | 功能描述:UART 接口集成電路 Quad Serial UART w/128-Word FIFOs RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| MAX14830ETM+T | 功能描述:UART 接口集成電路 Quad Serial UART w/128-Word FIFOs RoHS:否 制造商:Texas Instruments 通道數量:2 數據速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| MAX14830EVKIT# | 功能描述:界面開發(fā)工具 MAX14830 Eval Kit RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| MAX14830EVKIT+ | 制造商:Maxim Integrated Products 功能描述:QUAD UART EV-KIT WITH IO-LINK AND MULTIPROTOCOL - Boxed Product (Development Kits) |
| MAX1483C/D+ | 功能描述:RS-485接口IC low-power transceivers for RS-485 and RS-422 communication RoHS:否 制造商:Texas Instruments 數據速率:250 Kbps 工作電源電壓:3.3 V 電源電流:750 uA 工作溫度范圍:- 40 C to + 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。