- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69011 > M34552M8H-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP48 PDF資料下載
參數(shù)資料
| 型號(hào)： | M34552M8H-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| 封裝： | 7 X 10 MM, 0.65 MM PITCH, PLASTIC, QFP-48 |
| 文件頁數(shù)： | 95/143頁 |
| 文件大?。?/td> | 0K |
| 代理商： | M34552M8H-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當(dāng)前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁
Rev.3.02
Dec 22, 2006
page 53 of 142
REJ03B0023-0302
4552 Group
(6) Return signal
An external wakeup signal or timer 3 interrupt request flag (T3F) is
used to return from the clock operating mode.
An external wakeup signal is used to return from the RAM back-up
mode because the oscillation is stopped.
Table 16 shows the return condition for each return source.
(7) Control registers
Key-on wakeup control register K0
Register K0 controls the ports P0 and P1 key-on wakeup func-
tion. Set the contents of this register through register A with the
TK0A instruction. In addition, the TAK0 instruction can be used to
transfer the contents of register K0 to register A.
Key-on wakeup control register K1
Register K1 controls the return condition and the selection of
valid waveform/level of port P1. Set the contents of this register
through register A with the TK1A instruction. In addition, the TAK1
instruction can be used to transfer the contents of register K0 to
register A.
Key-on wakeup control register K2
Register K2 controls the INT pin key-on wakeup function and the
selection of return codition. Set the contents of this register
through register A with the TK2A instruction. In addition, the TAK2
instruction can be used to transfer the contents of register K2 to
register A.
Table 16 Return source and return condition
Remarks
Return condition
External
wakeup
signal
Return source
Ports P00–P03
Ports P10–P13
INT pin
Pull-up control register PU0
Register PU0 controls the ON/OFF of the port P0 pull-up transis-
tor. Set the contents of this register through register A with the
TPU0A instruction. In addition, the TAPU0 instruction can be
used to transfer the contents of register PU0 to register A.
Pull-up control register PU1
Register PU1 controls the ON/OFF of the port P1 pull-up transis-
tor. Set the contents of this register through register A with the
TPU1A instruction. In addition, the TAPU1 instruction can be
used to transfer the contents of register PU1 to register A.
External interrupt control register I1
Register I1 controls the valid waveform of the external 0 inter-
rupt, the input control of INT pin and the return input level. Set
the contents of this register through register A with the TI1A in-
struction. In addition, the TAI1 instruction can be used to transfer
the contents of register I1 to register A.
Return by an external falling edge
(“H”
→“L”).
Return by an external “H” level or “L”
level input, or rising edge (“L”
→“H”)
or falling edge (“H”
→“L”).
Return by an external “L” level input.
Return by an external “H” level or “L”
level input, or rising edge (“L”
→“H”)
or falling edge (“H”
→“L”).
When the return level is input, the in-
terrupt request flag (EXF0) is not set.
Return by timer 3 underflow or by
setting T3F to “1”.
It can be used in the clock operating
mode.
The key-on wakeup function can be selected by two port unit.
The key-on wakeup function can be selected by two port unit. Select the re-
turn level (“L” level or “H” level) and return condition (return by level or
edge) with register K1 according to the external state before going into the
power down state.
Select the return level (“L” level or “H” level) with register I1 and return con-
dition (return by level or edge) with register K2 according to the external
state before going into the power down state.
Clear T3F with the SNZT3 instruction before system enters into the power
down state.
When system enters into the power down state while T3F is “1”, system re-
turns from the state immediately because it is recognized as return
condition.
Timer 3 interrupt
request flag (T3F)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34552G8HFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| M34556G8HFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M8-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M8H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M4H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34552M8-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552MXH-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552MX-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34553G8FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34553G8HFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。