- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69011 > M34552M8H-XXXFP 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | M34552M8H-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| 封裝： | 7 X 10 MM, 0.65 MM PITCH, PLASTIC, QFP-48 |
| 文件頁數(shù)： | 94/143頁 |
| 文件大?。?/td> | 0K |
| 代理商： | M34552M8H-XXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁當(dāng)前第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁
Rev.3.02
Dec 22, 2006
page 52 of 142
REJ03B0023-0302
4552 Group
Table 15 Functions and states retained at power down mode
Function
Program counter (PC), registers A, B,
carry flag (CY), stack pointer (SP) (Note 2)
Contents of RAM
Interrupt control registers V1, V2
Interrupt control register I1
Selected oscillation circuit
Clock control register MR, RG
Timer 1 to timer 2 functions
Timer 3 function
Timer LC function
Watchdog timer function
Timer control registers PA
Timer control registers W1 to W4
LCD display function
LCD control registers L1 to L3, C1, C2
Voltage drop detection circuit
Port level
Pull-up control registers PU0, PU1
Key-on wakeup control registers K0 to K2
Port output structure control registers
FR0 to FR2
External interrupt request flag
(EXF0)
Timer interrupt request flags (T1F, T2F)
Timer interrupt request flag (T3F)
Interrupt enable flag (INTE)
Watchdog timer flags (WDF1, WDF2)
Watchdog timer enable flag (WEF)
O
O
(Note 3)
(Note 4)
O
(Note 5)
O
(Note 6)
(Note 7)
O
(Note 3)
(Note 4)
Notes 1:“O” represents that the function can be retained, and “” repre-
sents that the function is initialized.
Registers and flags other than the above are undefined at RAM
back-up, and set an initial value after returning.
2: The stack pointer (SP) points the level of the stack register and is
initialized to “7” at RAM back-up.
3: The state of the timer is undefined.
4: Initialize the watchdog timer with the WRST instruction, and then
go into the power down state.
5: LCD is turned off.
6: When the SVDE instruction is executed, this function is valid at
power down.
7: In the RAM back-up mode, C/CNTR pin outputs “L” level.
However, when the CNTR input is selected (W11, W10=“11”), C/
CNTR pin is in an input enabled state (output = high-impedance).
Other ports retain their respective output levels.
Power down mode
O
O
(Note 3)
O
(Note 4)
O
(Note 6)
(Note 7)
O
(Note 3)
O
(Note 4)
POWER DOWN FUNCTION
The 4552 Group has 2-type power down functions.
System enters into each power down state by executing the follow-
ing instructions.
Clock operating mode ...................... EPOF and POF instructions
RAM back-up mode ....................... EPOF and POF2 instructions
When the EPOF instruction is not executed before the POF or
POF2 instruction is executed, these instructions are equivalent to
the NOP instruction.
(1) Clock operating mode
The following functions and states are retained.
RAM
Reset circuit
XCIN–XCOUT oscillation
LCD display
Timer 3
(2) RAM back-up mode
The following functions and states are retained.
RAM
Reset circuit
(3) Warm start condition
The system returns from the power down state when;
External wakeup signal is input
Timer 3 underflow occurs
in the power down mode.
In either case, the CPU starts executing the software from address
0 in page 0. In this case, the P flag is “1.”
(4) Cold start condition
The CPU starts executing the software from address 0 in page 0
when;
reset pulse is input to RESET pin,
reset by watchdog timer is performed, or
reset by the voltage drop detection circuit is performed.
In this case, the P flag is “0.”
(5) Identification of the start condition
Warm start or cold start can be identified by examining the state of
the power down flag (P) with the SNZP instruction. The warm start
condition from the clock operating mode can be identified by exam-
ining the state of T3F flag.
Clock
operating
RAM
back-up
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M34552G8HFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP48 |
| M34556G8HFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M8-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M8H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
| M34556M4H-XXXFP | 4-BIT, MROM, 6 MHz, MICROCONTROLLER, PDSO42 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M34552M8-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552MXH-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34552MX-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34553G8FP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
| M34553G8HFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。