參數(shù)資料
型號(hào): M12L2561616A
廠商: Elite Semiconductor Memory Technology Inc.
英文描述: 4M x 16 Bit x 4 Banks Synchronous DRAM
中文描述: 4米× 16位× 4個(gè)銀行同步DRAM
文件頁數(shù): 17/44頁
文件大?。?/td> 908K
代理商: M12L2561616A
ES MT
M12L2561616A
Elite Semiconductor Memory Technology Inc.
Revision
:
1.2
Publication Date
:
Aug. 2007
17/44
3.
CAS Interrupt (I)
CLK
CMD
ADD
DQ (CL2)
DQ( CL3)
RD
QB0
QB2
QA0
CLK
CMD
ADD
DQ
WR
DA0
DB0
DB1
RD
A
B
QB1
QB3
QB0
QB2
QA0
QB3
QB1
t
C CD
* N ot e 2
WR
t
CC D * No t e 2
A
B
t
C D L
* No t e 3
W R
RD
t
C CD * N ot e 2
A
B
DA0
DB0
DB1
t
C D L
* No t e 3
DA0
DB0
DB1
DQ( CL3)
DQ (CL2)
1)R ea d i nt er ru pt ed by R ead (B L =4)
2) Wr i t e i n t er ru pt e d b y W ri t e (B L= 2)
3 )W ri t e in t er rup t ed by R ead (B L=2 )
* N ot e1
*Note : 1. By “interrupt” is meant to stop burst read/write by external before the end of burst.
By ” CAS interrupt ”, to stop burst read/write by CAS access ; read and write.
2. t
CCD
:CAS to CAS delay. (=1CLK)
3. t
CDL
: Last data in to new column address delay. (=1CLK)
相關(guān)PDF資料
PDF描述
M12L2561616A-6BG 4M x 16 Bit x 4 Banks Synchronous DRAM
M12L2561616A-6TG 4M x 16 Bit x 4 Banks Synchronous DRAM
M12L2561616A-7BG 4M x 16 Bit x 4 Banks Synchronous DRAM
M12L2561616A-7TG 4M x 16 Bit x 4 Banks Synchronous DRAM
M12L32162A 1M x 16Bit x 2Banks Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M12L2561616A_08 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:4M x 16 Bit x 4 Banks Synchronous DRAM
M12L2561616A_1 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:4M x 16 Bit x 4 Banks Synchronous DRAM
M12L2561616A2K 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:JEDEC standard 3.3V power supply
M12L2561616A-5BG2K 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:JEDEC standard 3.3V power supply
M12L2561616A-5TG2K 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:JEDEC standard 3.3V power supply