參數(shù)資料
型號(hào)： LXT384BE
元件分類： 通信、網(wǎng)絡(luò)模塊及開發(fā)工具
英文描述： Telecomm/Datacomm
中文描述： 電信/數(shù)據(jù)通信
文件頁(yè)數(shù)： 24/80頁(yè)
文件大?。?/td> 1112K
代理商： LXT384BE
LXT384
—
Octal T1/E1/J1 Transceiver
24
Datasheet
required for receive operation. When the LOS condition is cleared, the LOS flag is reset and
another transition replaces MCLK with the recovered clock at RCLK. RPOS/RNEG will reflect the
data content at the receiver input during the entire LOS detection period for that channel.
2.2.1.1
E1 Mode
In G.775 mode, a loss of signal is detected if the signal is below 200mV typ. for 32 consecutive
pulse intervals. When the received signal reaches 12.5% ones density (4 marks in a sliding 32-bit
period) with no more than 15 consecutive zeros and the signal level exceeds 250mV typ., the LOS
flag is reset and another transition replaces MCLK with the recovered clock at RCLK.
In ETSI 300 233 mode, a loss of signal is detected if the signal is below 200mV for 2048
consecutive intervals (1 ms). The LOS condition is cleared and the output pin returns to Low when
the incoming signal has transitions when the signal level is equal or greater than 250mV for more
than 32 consecutive pulse intervals.
2.2.1.2
T1 Mode
The T1.231 LOS detection criteria is employed. LOS is detected if the signal is below 200mV for
175 contiguous pulse positions. The LOS condition is terminated upon detecting an average pulse
density of 12.5% over a period of 175 contiguous pulse positions starting with the receipt of a
pulse. The incoming signal is considered to have transitions when the signal level is equal or
greater than 250mV.
2.2.1.3
Data Recovery Mode
In data recovery mode, the LOS digital timing is derived from a internal self timed circuit. RPOS/
RNEG stay active during loss of signal. The analog LOS detector complies with ITU-G.775
recommendation. The LXT384 monitors the incoming signal amplitude. Any signal below 200mV
for more than 30
μ
s (typical) will assert the corresponding LOS pin. The LOS condition is cleared
when the signal amplitude rises above 250mV. The LXT384 requires more than 10 and less than
255 bit periods to declare a LOS condition in accordance to ITU G.775.
2.2.2
Alarm Indication Signal (AIS) Detection
The AIS detection is performed by the receiver independent of any loopback mode. This feature is
available in host mode only with clock recovery. Because there is no clock in data recovery mode,
AIS detection will not work in that mode. AIS requires MCLK to have clock applied, since this
function depends on the clock to count the number of ones in an interval.
2.2.2.1
E1 Mode
Two different detection modes are available depending on the
LACS
register setting:
ETSI ETS300233 Mode
The AIS condition is declared when the received data stream contains less than 3 zeros within
a period of 512 bits.
The AIS condition is cleared when 3 or more zeros within 512 bits are detected.
ITU G.775 Mode
The AIS condition is declared when, within two consecutive 512 bit periods, less than 3 zeros
are detected for each 512 bit period.
相關(guān)PDF資料
PDF描述
LXT384LE Telecomm/Datacomm
LXT386BE PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC
LXT386LE PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
LXT388LE PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
LXT400JE Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXT384LE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm
LXT386 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:QUAD T1/E1/J1 Transceiver
LXT386BE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC
LXT386LE 制造商:LEVEL1 功能描述:
LXT388LE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*