- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369885 > LXT384BE Telecomm/Datacomm PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT384BE |
| 元件分類(lèi)： | 通信、網(wǎng)絡(luò)模塊及開(kāi)發(fā)工具 |
| 英文描述： | Telecomm/Datacomm |
| 中文描述： | 電信/數(shù)據(jù)通信 |
| 文件頁(yè)數(shù)： | 21/80頁(yè) |
| 文件大?。?/td> | 1112K |
| 代理商： | LXT384BE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
Octal T1/E1/J1 Transceiver
—
LXT384
Datasheet
21
108
108
109
109
B13
B13
B12
B12
TPOS4
TDATA4
TNEG4
UBS4
DI
DI
DI
DI
Transmit Positive Data Input.
Transmit Data Input.
Transmit Negative Data Input.
Unipolar/Bipolar Select Input.
110
A14
RCLK4
DO
Receive Clock Output.
111
111
112
112
A13
A13
A12
A12
RPOS4
RDATA4
RNEG4
BPV4
DO
DO
DO
DO
Receive Positive Data Output.
Receive Data Output.
Receive Negative Data Output.
Bipolar Violation Detect Output.
113
E11
LOS4
DO
Loss of Signal Output.
114
E14
OE
DI
Output Driver Enable Input.
If this pin is asserted Low all analog driver
outputs immediately enter a high impedance mode to support
redundancy applications without external mechanical relays. All other
internal circuitry stays active. In software mode, TTIP and TRING can
be tristated on a port-by-port basis by writing a
‘
1
’
to the OEx bit in the
Output Enable Register (OER).
115
E13
CLKE
DI
Clock Edge Select Input.
In clock recovery mode, setting CLKE High
causes RDATA or RPOS and RNEG to be valid on the falling edge of
RCLK and SDO to be valid on the rising edge of SCLK. Setting CLKE
Low makes RDATA or RPOS and RNEG to be valid on the rising edge
of RCLK and SDO to be valid on the falling edge of SCLK. In Data
recovery Mode, RDATA or RPOS/RNEG are active High output polarity
when CLKE is High and active Low polarity when CLKE is Low.
116
A11,
B11
TVCC4
S
Transmit Driver Power Supply.
117
118
B10
A10
TTIP4
TRING4
AO
AO
Transmit Tip Output.
Transmit Ring Output.
119
A9, B9
TGND4
S
Transmit Driver Ground.
120
121
A8
B8
RTIP4
RRING4
AI
AI
Receive Tip Input.
Receive Ring Input.
122
C9, D9
TGND5
S
Transmit Driver Ground.
123
124
C10
D10
TRING5
TTIP5
AO
AO
Transmit Ring Output.
Transmit Tip Output.
125
C11,
D11
TVCC5
S
Transmit Driver Power Supply.
126
127
D8
C8
RRING5
RTIP5
AI
AI
Receive Ring Input.
Receive Tip Input.
128
C4, D4
TVCC6
S
Transmit Driver Power Supply.
Table 1. LXT384 Pin Description (Sheet 11 of 12)
Pin #
QFP
Ball #
PBGA
Symbol
I/O
1
Description
1. DI: Digital Input; DO: Digital Output; DI/O: Digital Bidirectional Port; AI: Analog Input; AO: Analog Output
S: Power Supply; N.C.: Not Connected.
CLKE RPOS/RNEG SDO
L
H
SCLK
SCLK
RCLK
RCLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT384LE | Telecomm/Datacomm |
| LXT386BE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| LXT386LE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT388LE | PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400JE | Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT384LE | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecomm/Datacomm |
| LXT386 | 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:QUAD T1/E1/J1 Transceiver |
| LXT386BE | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| LXT386LE | 制造商:LEVEL1 功能描述: |
| LXT388LE | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。