- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369885 > LXT384BE Telecomm/Datacomm PDF資料下載
參數(shù)資料
| 型號(hào)： | LXT384BE |
| 元件分類： | 通信、網(wǎng)絡(luò)模塊及開發(fā)工具 |
| 英文描述： | Telecomm/Datacomm |
| 中文描述： | 電信/數(shù)據(jù)通信 |
| 文件頁(yè)數(shù)： | 12/80頁(yè) |
| 文件大?。?/td> | 1112K |
| 代理商： | LXT384BE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
LXT384
—
Octal T1/E1/J1 Transceiver
12
Datasheet
4
4
5
5
C3
C3
C2
C2
RNEG6
BPV6
RPOS6
RDATA6
DO
DO
DO
DO
Receive Negative Data Output.
Bipolar Violation Detect Output.
Receive Positive Data Output.
Receive Data Output
Bipolar Mode:
In clock recovery mode, these pins act as active High bipolar non return
to zero (NRZ) receive signal outputs. A High signal on RPOS
corresponds to receipt of a positive pulse on RTIP/RRING. A High
signal on RNEG corresponds to receipt of a negative pulse on RTIP/
RRING. These signals are valid on the falling or rising edges of RCLK
depending on the CLKE input.
In Data recovery mode, these pins act as RZ data receiver outputs. The
output polarity is selectable with CLKE (Active High output polarity when
CLKE is High and Active Low Polarity when CLKE is Low).
RPOS and RNEG will go to the high impedance state when the MCLK
pin is Low.
Unipolar Mode:
In uni-polar mode, the LXT384 asserts BPV High if any in-service Line
Code Violation is detected. RDATA acts as the receive data output.
Hardware Mode:
During a LOS condition, RPOS and RNEG will remain active.
Host Mode:
RPOS and RNEG will either remain active or insert AIS into the receive
path. Selection is determined by the RAISEN bit in the GCR register.
6
C1
RCLK6
DO
Receive Clock Output.
Normal Mode:
This pin provides the recovered clock from the signal received at RTIP
and RRING. Under LOS conditions there is a transition from RCLK
signal (derived from the recovered data) to MCLK signal at the RCLK
output.
Data Recovery Mode:
If MCLK is High, the clock recovery circuit is disabled and RPOS and
RNEG are internally connected to an EXOR that is fed to the RCLK
output for external clock recovery applications.
RCLK will be in high impedance state if the MCLK pin is Low.
Table 1. LXT384 Pin Description (Sheet 2 of 12)
Pin #
QFP
Ball #
PBGA
Symbol
I/O
1
Description
1. DI: Digital Input; DO: Digital Output; DI/O: Digital Bidirectional Port; AI: Analog Input; AO: Analog Output
S: Power Supply; N.C.: Not Connected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXT384LE | Telecomm/Datacomm |
| LXT386BE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| LXT386LE | PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT388LE | PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
| LXT400JE | Hermetically Sealed, 3.3V, High Speed, High CMR, Logic Gate Optocoupler |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXT384LE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm |
| LXT386 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:QUAD T1/E1/J1 Transceiver |
| LXT386BE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|QUAD|CEPT PCM-30/E-1|CMOS|BGA|160PIN|PLASTIC |
| LXT386LE | 制造商:LEVEL1 功能描述: |
| LXT388LE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCM TRANSCEIVER|DUAL|CEPT PCM-30/E-1|CMOS|QFP|100PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。