- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358798 > LH540235 (Sharp Corporation) 2048 x 18 / 4096 x 18 Synchronous FIFOs PDF資料下載
參數(shù)資料
| 型號： | LH540235 |
| 廠商： | Sharp Corporation |
| 英文描述： | 2048 x 18 / 4096 x 18 Synchronous FIFOs |
| 中文描述： | 2048 ×四千零九十六分之十八× 18同步FIFO的 |
| 文件頁數(shù)： | 17/46頁 |
| 文件大小： | 369K |
| 代理商： | LH540235 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
What happens next is determined by the state of the
EMODE
control input. If it is deasserted (HIGH), the next
18-bit word from the data inputs D
0
– D
17
is written back
into the Programmable-Almost-Empty-Flag-Offset-Value
Register again.
But, if EMODE is asserted (LOW), then still another
18-bit data word from the data inputs D
0
– D
17
is
written into the Control Register at the third rising
edge of WCLK. At the fourth rising edge of WCLK,
writing again occurs to the Programmable-Almost-
Empty-Flag-Offset-Value Register; and the same
three-step writing sequence gets repeated on sub-
sequent WCLK rising edges.
The lower 11 bits of these offset-value words are made
use of by the 2048-word LH540235, and the lower 12 bits
by the 4096-word LH540245.
Six active bits are used
for the Control Register, by both the LH540235 and
the LH540245
There is no restriction on the values which
may occur in these offset-value
and Control-Register
fields. However,
reserved
bit positions must be encoded
LOW, in order to maintain forward compatibility.
Writing contents to these two
or three
programmable
registers does not have to occur all at one time, or to be
effected by one single sequence of steps. Whenever LD
is being asserted (is LOW) but WEN is not being asserted
(is HIGH), the FIFO’s internal programmable-register-
write-address pointer maintains its present value, without
any writing actually taking place at each rising edge of
WCLK (see Table 3). Thus, for instance, one or two
programmable registers may be written, after which the
FIFO may be returned to normal FIFO-array-read/write
operation by deasserting LD (to HIGH).
Likewise, whenever LD and REN are simultaneously
being asserted (are both LOW) the 18-bit data word
(zero-filled as necessary) from the Programmable-Al-
most-Empty-Flag-Offset-Value Register is read to the
data outputs Q
0
– Q
17
at the first rising edge (LOW-to-
HIGH transition) of the read clock (RCLK) (see Table 3).
If LD and REN continue to be simultaneously asserted,
another 18-bit data word from the Programmable-Almost-
Full-Flag-Offset-Value Register is read to the data outputs
Q
0
– Q
17
at the second rising edge of RCLK.
What happens next is determined by the state of the
EMODE
control input. If it is deasserted (HIGH), the next
18-bit word again comes from the Programmable-Almost-
Empty-Flag-Offset-Value Register; it is read to the data
outputs Q
0
– Q
17
.
But, if EMODE is asserted (LOW), then the next
18-bit data word instead comes from the Control
Register; it is read to the data outputs Q
0
– Q
17
at the
third rising edge of RCLK. At the fourth rising edge
of RCLK, reading again occurs from the Programma-
ble-Almost-Empty-Flag-Offset-Value Register; and
the same three-step reading sequence gets repeated
on subsequent RCLK rising edges.
Reading contents from these two
or three
program-
mable registers does not have to occur all at one time, or
to be effected by one single sequence of steps. Whenever
LD is being asserted (is LOW) but REN is not being
asserted (is HIGH), the FIFO’s internal programmable-
register-read-address pointer maintains its present value,
without any reading actually taking place at each rising
edge of RCLK. (See Table 3.) Thus, for instance, one or
two programmable registers may be read, after which the
FIFO may be returned to normal FIFO-array-read/write
operation by deasserting LD (to HIGH).
To ensure correct operation, the simultaneous reading
and writing of a register should be avoided.
FIRST LOAD/RETRANSMIT (FL/RT)
FL
/RT is a dual-purpose signal.
It is one of four input
signals which select the grouping mode in which the FIFO
operates after being reset; the other three of these input
signals are
WXI
/
WEN
2
,
RXI
/
REN
2,
and EMODE. There
are
four
possible grouping modes: standalone,
inter-
locked paralleled
, cascaded ‘master’ or ‘first-load,’ and
cascaded ‘slave.’ The designations ‘master’ and ‘slave’
pertain to IDT-compatible depth cascading. Tables 1 and
2 show the signal encodings which select each grouping
mode.
In standalone or paralleled operation, the FL/
RT
pin
should be grounded for strict IDT72235B/45B-compatible
operation.
However, if it is taken HIGH, regardless of
the state of the EMODE control input, the FIFO’s
internal read-address pointer is reset to address the
FIFO’s first physical memory location, without the
other usual reset actions being taken; in particular,
the FIFO’s internal write-address pointer is unaf-
fected. Subsequent read operations may then again
read out the same block of data, delimited by the
FIFO’s first physical memory location and the current
value of the write pointer, as was read out previously.
There is no limit on the number of times that a block
of data may be retransmitted. The only restrictions
are that neither the read-address pointer nor the
write-address pointer may wrap around’ and address
the FIFO’s first physical memory location a second
time during the retransmission process,
andthat
the
retransmit facility is unavailable during cascaded opera-
tion.
In IDT-compatible cascaded operation, FL/
RT
is
grounded for the ‘master’ or ‘first-load’ FIFO, to distinguish
it from the other ‘slave’ FIFOs in the cascade, which must
all have their FL/
RT
inputs HIGH during a reset operation
(see again Tables 1 and 2). The cascade will not operate
correctly either without any ‘master’ FIFO, or with more
than one ‘master’ FIFO.
DESCRIPTION OF SIGNALS AND
OPERATING SEQUENCES (cont’d)
BOLD ITALIC = Enhanced Operating Mode
2048 x 18/4096 x 18 Synchronous FIFOs
LH540235/45
17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH5420 | 256 x 36 x 2 Bidirectional FIFO |
| LH5424-S | 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED |
| LH5424-QT | 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED |
| LH5424-T | 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED |
| LH5424-SU | 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH540235M-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO |
| LH540235M-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO |
| LH540235M-35 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO |
| LH540235U-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO |
| LH540235U-25 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:2048 x 18 / 4096 x 18 Synchronous FIFOs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。