- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358798 > LH540235 (Sharp Corporation) 2048 x 18 / 4096 x 18 Synchronous FIFOs PDF資料下載
參數(shù)資料
| 型號： | LH540235 |
| 廠商： | Sharp Corporation |
| 英文描述： | 2048 x 18 / 4096 x 18 Synchronous FIFOs |
| 中文描述： | 2048 ×四千零九十六分之十八× 18同步FIFO的 |
| 文件頁數(shù)： | 16/46頁 |
| 文件大小： | 369K |
| 代理商： | LH540235 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
None of these three registers makes use of all of its
available 18 bits. Figure 6 shows which bit positions of
each register are operational. The two Programmable-
Flag-Offset-Value Registers each contain an offset value
in bits 0-10 (LH540235) or bits 0-11 (LH540245); bits
11-17 (LH540235) or bits 12-17 (LH540245) are unused.
The default values for both offsets are 127
10
.
The
Control Register
configuration is shown in Fig-
ure 6 and in Table 5. For the
Control Register
, in the
IDT-Compatible Operating Mode, with
EMODE
deas-
serted (HIGH), the default value for all Control-Register
bits is zero (LOW).
In the Enhanced Operating Mode,
with EMODE asserted (LOW), the default value for
bits 00-05 is HIGH, and the default value for bits 06-11
is LOW.
Whenever LD and WEN are simultaneously being
asserted (are both LOW), the 18-bit data word from the
data inputs D
0
– D
17
is written into the Programmable-
Almost-Empty-Flag-Offset-Value Register at the first ris-
ing edge (LOW-to-HIGH transition) of the write clock
(WCLK). (See Table 3.) If LD and WEN continue to be
simultaneously asserted, another 18-bit data word from
the data inputs D
0
– D
17
is written into the Programma-
ble-Almost-Full-Flag-Offset-Value Register at the second
rising edge of WCLK.
540235-4
PROGRAMMABLE-ALMOST-EMPTY-FLAG-OFFSET VALUE
1, 2
0
11
12
17
0
17
PROGRAMMABLE-ALMOST-FULL-FLAG-OFFSET VALUE
1, 2
WORD 0
CONTROL REGISTER
4, 5
1
2
3
4
5
6
17
WORD 1
WORD 2
5
2
3
Future use to control depth cascading and interlocked paralleling.
Enables suppressing reading whenever data outputs are disabled.
Makes PAF synchronous.
Makes HF synchronous. (See the Control-Register Format
table for the encoding of bits 02-03.)
Makes PAE synchronous.
Selects reinitialized addressing of the programmable registers.
6
5
4
3
6
BOLD ITALIC = Enhanced Operating Mode.
1
0
= Reserved. Do not load with non-zero information.
1
0
2
0
11
4
CONTROL-REGISTER BITS:
Reserved for
future use.
12
7
10
3
3
NOTES:
1. Default offset values all are 127
10
= 7F
16
.
2. Bits 11-17 (LH540235) or bits 12-17 (LH540245) of both offset-value registers should
in all cases be programmed LOW (zero).
3. This bit position is used for offset values in the LH540245 only. In the LH540235, it
always should be programmed LOW.
4. See the Control-Register Format table for the default states of the Control Register,
for EMODE = HIGH (IDT-Compatible Operating Mode) and for EMODE = LOW (Enhanced Operating Mode).
The Control Register is not accessible or visible in IDT-Compatible Operating Mode.
5. The assertion of EMODE (LOW) forces Control Register bits 00-05 HIGH during a reset operation.
After that, these bits may be programmed at will.
See Table 5 for a
more complete
description of these
effects.
11
12
10
Figure 5. Programmable Registers
BOLD ITALIC = Enhanced Operating Mode
LH540235/45
2048 x 18/4096 x 18 Synchronous FIFOs
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LH5420 | 256 x 36 x 2 Bidirectional FIFO |
| LH5424-S | 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED |
| LH5424-QT | 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED |
| LH5424-T | 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED |
| LH5424-SU | 5 mm T1 3/4 LED, Non Diffused Super-Bright, Hyper-Red GaAIAs-LED |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LH540235M-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO |
| LH540235M-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO |
| LH540235M-35 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO |
| LH540235U-20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x18 Synchronous FIFO |
| LH540235U-25 | 制造商:SHARP 制造商全稱:Sharp Electrionic Components 功能描述:2048 x 18 / 4096 x 18 Synchronous FIFOs |
發(fā)布緊急采購，3分鐘左右您將得到回復。