欧美中文字幕在线免费看,巨大黑人极品VIDEOS精品,亚洲毛片无码不卡AV在线播放

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358741 > LAN8187 (SMSC Corporation) High-Performance MII and RMII 10/100 Ethernet PHY with HP Auto-MDIX PDF資料下載

參數(shù)資料

型號：	LAN8187
廠商：	SMSC Corporation
英文描述：	High-Performance MII and RMII 10/100 Ethernet PHY with HP Auto-MDIX
中文描述：	高性能信息產(chǎn)業(yè)部及RMII 10/100以太網(wǎng)PHY與HP Auto - MDIX功能
文件頁數(shù)：	20/66頁
文件大?。?/td>	545K
代理商：	LAN8187

High-Performance MII and RMII 10/100 Ethernet PHY with HP Auto-MDIX

Datasheet

Revision 0.6 (02-24-06)

SMSC LAN8187/LAN8187I

DATASHEET

4.2.3

Scrambling

Repeated data patterns (especially the IDLE code-group) can have power spectral densities with large

narrow-band peaks. Scrambling the data helps eliminate these peaks and spread the signal power

more uniformly over the entire channel bandwidth. This uniform spectral density is required by FCC

regulations to prevent excessive EMI from being radiated by the physical wiring.

The seed for the scrambler is generated from the PHY address, PHYAD[4:0], ensuring that in multiple-

PHY applications, such as repeaters or switches, each PHY will have its own scrambler sequence.

The scrambler also performs the Parallel In Serial Out conversion (PISO) of the data.

4.2.4

NRZI and MLT3 Encoding

The scrambler block passes the 5-bit wide parallel data to the NRZI converter where it becomes a

serial 125MHz NRZI data stream. The NRZI is encoded to MLT-3. MLT3 is a tri-level code where a

change in the logic level represents a code bit “1” and the logic output remaining at the same level

represents a code bit “0”.

4.2.5

100M Transmit Driver

The MLT3 data is then passed to the analog transmitter, which drives the differential MLT-3 signal, on

outputs TXP and TXN, to the twisted pair media across a 1:1 ratio isolation transformer. The 10Base-

T and 100Base-TX signals pass through the same transformer so that common “magnetics” can be

used for both. The transmitter drives into the 100

impedance of the CAT-5 cable. Cable termination

and impedance matching require external components.

4.2.6

100M Phase Lock Loop (PLL)

The 100M PLL locks onto reference clock and generates the 125MHz clock used to drive the 125 MHz

logic and the 100Base-Tx Transmitter.

00010