參數(shù)資料
型號(hào): LAN8187-JT
廠商: STANDARD MICROSYSTEMS CORP
元件分類(lèi): 微控制器/微處理器
英文描述: High-Performance MII and RMII 10/100 Ethernet PHY with HP Auto-MDIX
中文描述: 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP64
封裝: 10 X 10 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, TQFP-64
文件頁(yè)數(shù): 32/66頁(yè)
文件大?。?/td> 545K
代理商: LAN8187-JT
High-Performance MII and RMII 10/100 Ethernet PHY with HP Auto-MDIX
Datasheet
Revision 0.6 (02-24-06)
32
SMSC LAN8187/LAN8187I
DATASHEET
4.12.1
Boot Strapping Configuration.
Due to a lower I/O voltage, a lower strapping resistor needs to be used to ensure the strapped
configuration is latched into the PHY device at power-on reset.
Note:
For VDDIO operation below +2.5V, SMSC recommends designs add external strapping
resistors in addition the internal strapping resistors to ensure proper strapped operation.
4.12.2
I/O Voltage Stability
The I/O voltage the System Designer applies on VDDIO needs to maintain its value with a tolerance
of +/- 10%. Varying the voltage up or down, after the PHY has completed power-on reset can cause
errors in the PHY operation.
4.13
PHY Management Control
The Management Control module includes 3 blocks:
Serial Management Interface (SMI)
Management Registers Set
Interrupt
4.13.1
Serial Management Interface (SMI)
The Serial Management Interface is used to control the LAN8187/LAN8187I and obtain its status. This
interface supports registers 0 through 6 as required by Clause 22 of the 802.3 standard, as well as
“vendor-specific” registers 16 to 31 allowed by the specification. Non-supported registers (7 to 15) will
be read as hexadecimal “FFFF”.
At the system level there are 2 signals, MDIO and MDC where MDIO is bi-directional open-drain and
MDC is the clock.
A special feature (enabled by register 17 bit 3) forces the PHY to disregard the PHY-Address in the
SMI packet causing the PHY to respond to any address. This feature is useful in multi-PHY
applications and in production testing, where the same register can be written in all the PHYs using a
single write transaction.
The MDC signal is an aperiodic clock provided by the station management controller (SMC). The MDIO
signal receives serial data (commands) from the controller SMC, and sends serial data (status) to the
SMC. The minimum time between edges of the MDC is 160 ns. There is no maximum time between
edges.
The minimum cycle time (time between two consecutive rising or two consecutive falling edges) is 400
ns. These modest timing requirements allow this interface to be easily driven by the I/O port of a
microcontroller.
The data on the MDIO line is latched on the rising edge of the MDC. The frame structure and timing
of the data is shown in
Figure 4.6
and
Figure 4.7
.
Table 4.3 Boot Strapping Configuration Resistors
I/O voltage
Pull-up/Pull-down Resistor
3.0 to 3.6
10k ohm resistor
2.0 to 3.0
7.5k ohm resistor
1.6 to 2.0
5k ohm resistor
相關(guān)PDF資料
PDF描述
LPC47S42X ENHANCED SUPER I/O WITH LPC INTERFACE FOR SERVER APPLICATIONS
LPC47M141-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M142-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M144-NC 128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
LPC47M145-NC e2 Rechargeable Nickel Metal Hydride Battery; Voltage Rating:1.2V; Battery Size Code:AA; Battery Capacity:2500mAh; Battery Terminals:Pressure Contact; Diameter:14.5mm; Height:50.5mm
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LAN83C171 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:EPIC/XF ACPI/PC 97 Compliant Integrated PCI 10/100 Mbps Fast Ethernet Controller
LAN83C171 WAF 制造商:SMSC 功能描述:
LAN83C171QFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述:
LAN83C175 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:Ethernet CARDBUS Integrated Controller With Modem Support
LAN83C175TQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMC Corporation of America 功能描述:83C175TQFP 制造商:SMSC 功能描述: