參數(shù)資料
型號(hào): ISP1161ABM
廠商: NXP SEMICONDUCTORS
元件分類: 總線控制器
英文描述: Full-speed Universal Serial Bus single-chip host and device controller
中文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQFP64
封裝: 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-414-1, LQFP-64
文件頁數(shù): 26/134頁
文件大?。?/td> 587K
代理商: ISP1161ABM
Philips Semiconductors
ISP1161A
Full-speed USB single-chip host and device controller
Product data
Rev. 03 — 23 December 2004
26 of 134
9397 750 13962
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
The physical storage media of PTD data for the HCD is the microprocessor’s
system RAM. For the ISP1161A HC, the storage media is the internal FIFO buffer
RAM.
The HCD prepares PTD data in the microprocessor system RAM for transfer to the
ISP1161A HC internal FIFO buffer RAM.
Transfer PTD data into HC’s FIFO buffer RAM
When PTD data is ready in the microprocessor’s system RAM, the HCD must
transfer the PTD data from the microprocessor’s system RAM into the ISP1161A
internal FIFO buffer RAM.
HC interprets PTD data
The HC determines what USB transactions are required based on the PTD data
that has been transferred into the internal FIFO buffer RAM.
HC performs USB transactions via USB Bus interface
The HC performs the USB transactions with the specified USB device endpoint
through the USB bus interface.
HC informs HCD the USB traffic results
The USB transaction status and the feedback from the specified USB device
endpoint will be put back into the ISP1161A HC internal FIFO buffer RAM in PTD
data format. The HCD can read back the PTD data from the internal FIFO buffer
RAM.
9.3 PTD data structure
The Philips Transfer Descriptor (PTD) data structure provides communication
between the HCD and the ISP1161A USB HC. The PTD data contains information
required by the USB traffic. PTD data consists of a PTD followed by its payload data,
as shown in
Figure 25
.
The PTD data structure is used by the HC to define a buffer of data that will be moved
to or from an endpoint in the USB device. This data buffer is set up for the current
frame (1 ms frame) by the HCD. The payload data for every transfer in the frame must
have a PTD as a header to describe the characteristics of the transfer. PTD data is
DWORD aligned.
Fig 25. PTD data in FIFO buffer RAM.
MGT949
PTD
FIFO buffer RAM
payload data
PTD data #1
PTD
payload data
payload data
PTD
PTD data #2
PTD data #N
top
bottom
相關(guān)PDF資料
PDF描述
ISP1161 Full-speed Universal Serial Bus single-chip host and device controller
ISP1161A1 Universal Serial Bus single-chip host and device controller
ISP1161A1BD Universal Serial Bus single-chip host and device controller
ISP1161A1BM Universal Serial Bus single-chip host and device controller
ISP1161BD Full-speed Universal Serial Bus single-chip host and device controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISP1161ABM,518 功能描述:USB 接口集成電路 DO NOT USE ORDER ISP1161A1BM RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1161ABM,551 功能描述:USB 接口集成電路 DO NOT USE ORDER ISP1161A1BM RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1161ABM,557 功能描述:USB 接口集成電路 DO NOT USE ORDER ISP1161A1BM RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
ISP1161ABM-S 功能描述:IC USB HOST CTRL FULL-SPD 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ISP1161ABM-T 功能描述:IC USB HOST CTRL FULL-SPD 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A