參數(shù)資料
型號(hào)： IBM25EMPPC603EBG-100
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255
封裝： 21 X 21 MM, 1.27 MM PITCH, 3 MM HEIGHT, CERAMIC, BGA-255
文件頁(yè)數(shù)： 23/42頁(yè)
文件大?。?/td> 509K
代理商： IBM25EMPPC603EBG-100
603e and EM603e Hardware Specification
3
The 603e and EM603e have a selectable 32- or 64-bit data bus and a 32-bit address bus. The 603e and
EM603e interface protocol allows multiple masters to compete for system resources through a central
external arbiter. The 603e and EM603e provide a three-state coherency protocol that supports the exclusive,
modied, and invalid cache states. This protocol is a compatible subset of the modied/exclusive/invalid
(MEI) three-state protocol and operates coherently in systems that contain three-state caches. The 603e and
EM603e support single-beat and burst data transfers for memory accesses, and supports memory-mapped
I/O.
The 603e and EM603e are offered in three versions:
1. PID6, which is a 3.3 V device
2. PID7v, which is a 2.5/3.3 V device
3. PID7t, which is a 2.5/3.3 V device.
All three maintain full interface compatibility with TTL devices. Each version is also offered with the
floating point unit fully tested and also without the floating point unit for those applications not needing
floating point.
1.2 Common Features
This section summarizes features of the 603e’s and EM603e’s implementation of the PowerPC architecture.
Major features of the 603e and EM603e are as follows:
High-performance, superscalar microprocessor
— As many as three instructions issued and retired per clock
— As many as ve instructions in execution per clock
— Single-cycle execution for most instructions
— Pipelined FPU for all single-precision and most double-precision operations (the FPU is not
available on the EM603e)
Five independent execution units and two register les
— BPU featuring static branch prediction
— A 32-bit IU
— Fully IEEE 754-compliant FPU for both single- and double-precision operations (the FPU is
not available on the EM603e)
— LSU for data transfer between data cache and GPRs and FPRs
— SRU that executes condition register (CR), special-purpose register (SPR) instructions, and
integer add/compare instructions
— Thirty-two GPRs for integer operands
— Thirty-two FPRs for single- or double-precision operands
High instruction and data throughput
— Zero-cycle branch capability (branch folding)
— Programmable static branch prediction on unresolved conditional branches
— Instruction fetch unit capable of fetching two instructions per clock from the instruction cache
— A six-entry instruction queue that provides lookahead capability
— Independent pipelines with feed-forwarding that reduces data dependencies in hardware
— 16-Kbyte data cache—four-way set-associative, physically addressed; LRU replacement
相關(guān)PDF資料
PDF描述
IBM25EMPPC740LDBC4000 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255
IBM25EMPPC750LCBF3330 32-BIT, 333 MHz, RISC PROCESSOR, CBGA360
IBM25EMPPC740LFBF4000 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255
IBM25EMPPC750LDBC4000 32-BIT, 400 MHz, RISC PROCESSOR, CBGA360
IBM25EMPPC750LDBE3000 32-BIT, 300 MHz, RISC PROCESSOR, CBGA360
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM25EMPPC740DBUB2330 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
IBM25EMPPC740DBUB2660 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
IBM25EMPPC740LEBA300 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25EMPPC740LEBA333 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
IBM25EMPPC740LEBA366 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*