<pre id="qggpl"><fieldset id="qggpl"></fieldset></pre>
<ins id="qggpl"><noframes id="qggpl"></noframes></ins>
  • <small id="qggpl"><output id="qggpl"><center id="qggpl"></center></output></small>
    <thead id="qggpl"><s id="qggpl"></s></thead>
    <pre id="qggpl"><menu id="qggpl"><pre id="qggpl"></pre></menu></pre>
    <kbd id="qggpl"><th id="qggpl"><input id="qggpl"></input></th></kbd>
    參數(shù)資料
    型號(hào): IBM025160
    廠商: IBM Microeletronics
    英文描述: 4Mb(256K X 16) MULTIPORT VIDEO RAM(4M位(256K X 16)多端口視頻RAM)
    中文描述: 4Mb的(256 × 16)多端口視頻內(nèi)存(4分位(256 × 16)多端口視頻內(nèi)存)
    文件頁數(shù): 16/65頁
    文件大?。?/td> 841K
    代理商: IBM025160
    IBM025170
    IBM025171
    256K X 16 MULTIPORT VIDEO RAM
    IBM025160
    IBM025161
    IBM Corporation, 1995. All rights reserved.
    Use is further subject to the provisions at the end of this document.
    Page 16 of 65
    33G0307
    SA14-4751-05
    Revised 3/98
    Serial Read, Write and Transfer Cycle
    Symbol
    Parameter
    -6H
    -60
    -70
    Units
    Notes
    Min.
    Max.
    Min.
    Max.
    Min.
    Max.
    t
    CSD
    CE low to first SC high after TRG goes high
    15
    15
    17
    ns
    t
    CTH
    Delay time from CE low to TRG high
    15
    15
    15
    ns
    t
    d(RHMS)
    Delay time, RE high to last (most significant rising
    edge of SC before boundary switch during split read
    transfer Cycles
    20
    20
    20
    ns
    t
    DTH
    TRG hold after RE high
    5
    5
    5
    ns
    t
    d(TPRL)
    Delay time, first (TAP) rising edge of SC after bound-
    ary switch to RE low during split read transfer cycles
    15
    15
    17
    ns
    t
    ESR
    SE setup before RE low
    0
    0
    0
    ns
    t
    RSD
    RE low to first SC high after TRG goes high
    60
    60
    70
    ns
    t
    RTH
    RE low to TRG high
    45
    45
    55
    ns
    t
    SC
    Width of SC high
    4
    6
    7
    ns
    t
    SCA
    Access time from SC going high
    3
    12
    3
    15
    3
    17
    ns
    1
    t
    SCC
    Serial clock cycle time
    12
    18
    20
    ns
    t
    SCP
    Width of SC low
    4
    6
    7
    ns
    t
    SDH
    Serial data-in hold time after SC high
    5
    5
    5
    ns
    t
    SDS
    Serial data-in setup time to SC high
    2
    2
    2
    ns
    t
    SEA
    Access time from SE going low
    10
    12
    15
    ns
    t
    SFD
    Serial enable setup time to SC high
    3
    3
    3
    ns
    t
    SEZ
    Serial output disable from SE high
    0
    8
    0
    8
    0
    10
    ns
    t
    SOH
    Old Serial data out hold time after SC high
    3
    3
    3
    ns
    t
    SRS
    SC going high to RE low
    8
    8
    10
    ns
    t
    SWS
    TRG high to SC high (first serial clock after real time
    transfer)
    8
    8
    10
    ns
    t
    TCH
    TRG hold time to CE high
    8
    8
    10
    ns
    t
    TRH
    TRG hold to RE high
    8
    8
    10
    ns
    t
    TRP
    RE high to SC high (Serial write transfer)
    15
    15
    20
    ns
    t
    TSL
    SC high delay to TRG high during a real time read
    transfer
    5
    5
    5
    ns
    1. Measured with the specified current and 30 pF load for the Serial port. Output referenced levels: V
    OH
    = 2.0V and V
    OL
    = 0.8V.
    相關(guān)PDF資料
    PDF描述
    IBM025161 4Mb(256K X 16) MULTIPORT VIDEO RAM(4M位(256K X 16)多端口視頻RAM)
    IBM025170 4Mb(256K X 16) MULTIPORT VIDEO RAM(4M位(256K X 16)多端口視頻RAM)
    IBM025171 4Mb(256K X 16) MULTIPORT VIDEO RAM(4M位(256K X 16)多端口視頻RAM)
    IBM038329NL6B 256K x 32 Synchronous Graphics RAM(256K x 32 高性能8M位CMOS同步動(dòng)態(tài)RAM(帶內(nèi)置的圖形性能))
    IBM038329NP6B 256K x 32 Synchronous Graphics RAM(256K x 32 高性能8M位CMOS同步動(dòng)態(tài)RAM(帶內(nèi)置的圖形性能))
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    IBM025160LG5B-70 制造商:IBM 功能描述:
    IBM02N6153 制造商:AVED Memory Products 功能描述:
    IBM02N7991 制造商:AVED Memory Products 功能描述:
    IBM02N7994 制造商:AVED Memory Products 功能描述:
    IBM0312164PT3A360 制造商:IBM 功能描述:*