Table 33:" />
參數(shù)資料
型號(hào): HW-V5GBE-DK-UNI-G-PROMO2
廠商: Xilinx Inc
文件頁(yè)數(shù): 9/91頁(yè)
文件大?。?/td> 0K
描述: KIT DEV V5 LXT GIGABIT ETHERNET
產(chǎn)品變化通告: Product Notice_Dev Systems Product
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®
類(lèi)型: 開(kāi)發(fā)套件
適用于相關(guān)產(chǎn)品: XC5VLX50T
所含物品: 板和軟件
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
17
Table 33: GTP_DUAL Tile User Clock Switching Characteristics(1)
Symbol
Description
Conditions
Speed Grade
Units
-3
-2
-1
FTXOUT
TXOUTCLK maximum frequency
375
320
MHz
FRXREC
RXRECCLK maximum frequency
375
320
MHz
TRX
RXUSRCLK maximum frequency
375
320
MHz
TRX2
RXUSRCLK2 maximum frequency
RXDATAWIDTH = 0
350
320
MHz
RXDATAWIDTH = 1
187.5
160
MHz
TTX
TXUSRCLK maximum frequency
375
320
MHz
TTX2
TXUSRCLK2 maximum frequency
TXDATAWIDTH = 0
350
320
MHz
TXDATAWIDTH = 1
187.5
160
MHz
Notes:
1.
Clocking must be implemented as described in UG196: Virtex-5 FPGA RocketIO GTP Transceiver User Guide
Table 34: GTP_DUAL Tile Transmitter Switching Characteristics
Symbol
Description
Min
Typ
Max
Units
FGTPTX
Serial data rate range
0.1
FGTPMAX
Gb/s
TRTX
TX Rise time
140
ps
TFTX
TX Fall time
120
ps
TLLSKEW
TX lane-to-lane skew(1)
855
ps
VTXOOBVDPP
Electrical idle amplitude
20
mV
TTXOOBTRANS
Electrical idle transition time
40
ns
TJ3.75
Total Jitter(2)
3.75 Gb/s
0.35
UI
DJ3.75
Deterministic Jitter(2)
0.19
UI
TJ3.2
Total Jitter(2)
3.20 Gb/s
0.35
UI
DJ3.2
Deterministic Jitter(2)
0.19
UI
TJ2.5
Total Jitter(2)
2.50 Gb/s
0.30
UI
DJ2.5
Deterministic Jitter(2)
0.14
UI
TJ2.0
Total Jitter(2)
2.00 Gb/s
0.30
UI
DJ2.0
Deterministic Jitter(2)
0.14
UI
TJ1.25
Total Jitter(2)
1.25 Gb/s
0.20
UI
DJ1.25
Deterministic Jitter(2)
0.10
UI
TJ1.00
Total Jitter(2)
1.00 Gb/s
0.20
UI
DJ1.00
Deterministic Jitter(2)
0.10
UI
TJ500
Total Jitter(2)
500 Mb/s
0.10
UI
DJ500
Deterministic Jitter(2)
0.04
UI
TJ100
Total Jitter(2)
100 Mb/s
0.02
UI
DJ100
Deterministic Jitter(2)
0.01
UI
Notes:
1.
Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTP_DUAL sites.
2.
Using PLL_DIVSEL_FB = 2, INTDATAWIDTH = 1.
3.
All jitter values are based on a Bit-Error Ratio of 1e–12.
相關(guān)PDF資料
PDF描述
RBC12DCMI-S288 CONN EDGECARD 24POS .100 EXTEND
AMC06DRXH CONN EDGECARD 12POS .100 DIP SLD
GCC17DCST-S288 CONN EDGECARD 34POS .100 EXTEND
VI-B0M-EX-S CONVERTER MOD DC/DC 10V 75W
ISC1812BN1R2K INDUCTOR WW 1.2UH 10% 1812
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HW-V5-ML501-UNI-G 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 LX 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類(lèi)型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF)
HW-V5-ML501-UNI-G-J 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 LX 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類(lèi)型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF)
HW-V5-ML505-UNI-G 制造商:Xilinx 功能描述:HARDWARE, VIRTEX-5 ML505 EVALUATION PLATFORM, UNIVERSAL - Bulk 制造商:Xilinx 功能描述:XLXHW-V5-ML505-UNI-G EVALUATION KIT 制造商:Xilinx 功能描述:KIT EVAL PLATFORM VIRTEX-5 LXT ML505
HW-V5-ML505-UNI-G-J 功能描述:VIRTEX-5 LXT ML505 EVAL PLATFORM RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 LXT 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類(lèi)型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF)
HW-V5-ML506-UNI-G 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 SXT 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類(lèi)型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF)