參數(shù)資料
型號(hào): HW-V5GBE-DK-UNI-G-PROMO2
廠商: Xilinx Inc
文件頁(yè)數(shù): 15/91頁(yè)
文件大?。?/td> 0K
描述: KIT DEV V5 LXT GIGABIT ETHERNET
產(chǎn)品變化通告: Product Notice_Dev Systems Product
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®
類(lèi)型: 開(kāi)發(fā)套件
適用于相關(guān)產(chǎn)品: XC5VLX50T
所含物品: 板和軟件
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
22
GTX_DUAL Tile Switching Characteristics
Consult UG198:Virtex-5 FPGA RocketIO GTX Transceiver User Guide for further information.
Table 42: GTX_DUAL Tile Performance
Symbol
Description
Speed Grade
Units
-3
-2
-1
FGTXMAX
Maximum GTX transceiver data rate
6.5
4.25
Gb/s
FGPLLMAX
Maximum PLL frequency
3.25
GHz
FGPLLMIN
Minimum PLL frequency
1.48
GHz
Table 43: Dynamic Reconfiguration Port (DRP) in the GTX_DUAL Tile Switching Characteristics
Symbol
Description
Speed Grade
Units
-3
-2
-1
FGTXDRPCLK
GTX DCLK (DRP clock) maximum frequency
200
175
150
MHz
Table 44: GTX_DUAL Tile Reference Clock Switching Characteristics
Symbol
Description
Conditions
All Speed Grades
Units
Min
Typ
Max
FGCLK
Reference clock frequency range(1)
CLK
60
650
MHz
TRCLK
Reference clock rise time
20% – 80%
200
ps
TFCLK
Reference clock fall time
80% – 20%
200
ps
TDCREF
Reference clock duty cycle
CLK
40
50
60
%
TGJTT
Reference clock total jitter (2, 3)
At 100 KHz
–145
dBc/Hz
At 1 MHz
–150
dBc/Hz
TLOCK
Clock recovery frequency acquisition
time
Initial PLL lock
0.25
1
ms
TPHASE
Clock recovery phase acquisition time
Lock to data after PLL has
locked to the reference clock
200
s
Notes:
1.
GREFCLK can be used for serial bit rates up to 1 Gb/s; however, Jitter Specifications are not guaranteed when using GREFCLK.
2.
GTX_DUAL jitter characteristics measured using a clock with specification TGJTT. A reference clock with higher phase noise can be used
with link margin trade off.
3.
The selection of the reference clock is application dependent. This parameter describes the quality of the reference clock used during
transceiver jitter characterization - see Table 46 and Table 47.
X-Ref Target - Figure 10
Figure 10: Reference Clock Timing Parameters
ds202_05_100506
80%
20%
TFCLK
TRCLK
相關(guān)PDF資料
PDF描述
RBC12DCMI-S288 CONN EDGECARD 24POS .100 EXTEND
AMC06DRXH CONN EDGECARD 12POS .100 DIP SLD
GCC17DCST-S288 CONN EDGECARD 34POS .100 EXTEND
VI-B0M-EX-S CONVERTER MOD DC/DC 10V 75W
ISC1812BN1R2K INDUCTOR WW 1.2UH 10% 1812
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HW-V5-ML501-UNI-G 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 LX 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類(lèi)型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF)
HW-V5-ML501-UNI-G-J 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 LX 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類(lèi)型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF)
HW-V5-ML505-UNI-G 制造商:Xilinx 功能描述:HARDWARE, VIRTEX-5 ML505 EVALUATION PLATFORM, UNIVERSAL - Bulk 制造商:Xilinx 功能描述:XLXHW-V5-ML505-UNI-G EVALUATION KIT 制造商:Xilinx 功能描述:KIT EVAL PLATFORM VIRTEX-5 LXT ML505
HW-V5-ML505-UNI-G-J 功能描述:VIRTEX-5 LXT ML505 EVAL PLATFORM RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 LXT 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類(lèi)型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF)
HW-V5-ML506-UNI-G 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 通用嵌入式開(kāi)發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 SXT 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類(lèi)型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁(yè)面:659 (CN2011-ZH PDF)