參數(shù)資料
型號: HW-V5GBE-DK-UNI-G-PROMO2
廠商: Xilinx Inc
文件頁數(shù): 46/91頁
文件大?。?/td> 0K
描述: KIT DEV V5 LXT GIGABIT ETHERNET
產(chǎn)品變化通告: Product Notice_Dev Systems Product
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®
類型: 開發(fā)套件
適用于相關(guān)產(chǎn)品: XC5VLX50T
所含物品: 板和軟件
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
50
TDSPDO_{PCINPCOUT, CRYCINPCOUT,
MULTSIGNINPCOUT, PCINCRYCOUT,
CRYCINCRYCOUT, MULTSIGNINCRYCOUT,
PCINMULTSIGNOUT, CRYCINMULTSIGNOUT,
MULTSIGNINMULTSIGNOUT}
{PCIN, CARRYCASCIN, MULTSIGNIN}
input to {PCOUT, CARRYCASCOUT,
MULTSIGNOUT} output
1.43
1.60
2.02
ns
Clock to Outs from Output Register Clock to Output Pins
TDSPCKO_{PP, CRYOUTP}
CLK (PREG) to {P, CARRYOUT} output
0.45
0.48
0.56
ns
TDSPCKO_{CRYCOUTP, PCOUTP, MULTSIGNOUTP}
CLK (PREG) to {CARRYCASCOUT,
PCOUT, MULTSIGNOUT} output
0.48
0.53
0.62
ns
Clock to Outs from Pipeline Register Clock to Output Pins
TDSPCKO_{PM, CRYOUTM}
CLK (MREG) to {P, CARRYOUT} output
1.81
2.10
2.47
ns
TDSPCKO_{PCOUTM, CRYCOUTM,
MULTSIGNOUTM}
CLK (MREG) to {PCOUT,
CARRYCASCOUT, MULTSIGNOUT}
output
1.91
2.13
2.66
ns
Clock to Outs from Input Register Clock to Output Pins
TDSPCKO_{PA, CRYOUTA, PB, CRYOUTB}_M
CLK (AREG, BREG) to {P, CARRYOUT}
output using multiplier
3.09
3.57
4.23
ns
TDSPCKO_{PA, CRYOUTA, PB, CRYOUTB}_NM
CLK (AREG, BREG) to {P, CARRYOUT}
output not using multiplier
1.90
2.11
2.63
ns
TDSPCKO_{PC, CRYOUTC}
CLK (CREG) to {P, CARRYOUT} output
1.89
2.11
2.62
ns
Clock to Outs from Input Register Clock to Cascading Output Pins
TDSPCKO_{ACOUTA, BCOUTB}
CLK (AREG, BREG) to {ACOUT,
BCOUT}
0.61
0.68
0.79
ns
TDSPCKO_{PCOUTA, CRYCOUTA, MULTSIGNOUTA,
PCOUTB, CRYCOUTB, MULTSIGNOUTB}_M
CLK (AREG, BREG) to {PCOUT,
CARRYCASCOUT, MULTSIGNOUT}
output using multiplier
3.09
3.57
4.23
ns
TDSPCKO_{PCOUTA, CRYCOUTA, MULTSIGNOUTA,
PCOUTB, CRYCOUTB, MULTSIGNOUTB}_NM
CLK (AREG, BREG) to {PCOUT,
CARRYCASCOUT, MULTSIGNOUT}
output not using multiplier
2.03
2.27
2.82
ns
TDSPCKO_{PCOUTC, CRYCOUTC, MULTSIGNOUTC}
CLK (CREG) to {PCOUT,
CARRYCASCOUT, MULTSIGNOUT}
output
2.03
2.26
2.82
ns
Maximum Frequency
FMAX
With all registers used
550
500
450
MHz
FMAX_PATDET
With pattern detector
515
465
410
MHz
FMAX_MULT_NOMREG
Two register multiply without MREG
374
324
275
MHz
FMAX_MULT_NOMREG_PATDET
Two register multiply without MREG with
pattern detect
345
300
254
MHz
Table 69: DSP48E Switching Characteristics (Cont’d)
Symbol
Description
Speed
Units
-3
-2
-1
相關(guān)PDF資料
PDF描述
RBC12DCMI-S288 CONN EDGECARD 24POS .100 EXTEND
AMC06DRXH CONN EDGECARD 12POS .100 DIP SLD
GCC17DCST-S288 CONN EDGECARD 34POS .100 EXTEND
VI-B0M-EX-S CONVERTER MOD DC/DC 10V 75W
ISC1812BN1R2K INDUCTOR WW 1.2UH 10% 1812
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HW-V5-ML501-UNI-G 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 LX 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
HW-V5-ML501-UNI-G-J 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 LX 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
HW-V5-ML505-UNI-G 制造商:Xilinx 功能描述:HARDWARE, VIRTEX-5 ML505 EVALUATION PLATFORM, UNIVERSAL - Bulk 制造商:Xilinx 功能描述:XLXHW-V5-ML505-UNI-G EVALUATION KIT 制造商:Xilinx 功能描述:KIT EVAL PLATFORM VIRTEX-5 LXT ML505
HW-V5-ML505-UNI-G-J 功能描述:VIRTEX-5 LXT ML505 EVAL PLATFORM RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 LXT 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
HW-V5-ML506-UNI-G 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 SXT 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)