- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371898 > HSP50016JC-75 (INTERSIL CORP) Digital Down Converter PDF資料下載
參數(shù)資料
| 型號： | HSP50016JC-75 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 數(shù)字信號處理外設 |
| 英文描述： | Digital Down Converter |
| 中文描述： | 16-BIT, DSP-MIXER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 16/31頁 |
| 文件大?。?/td> | 209K |
| 代理商： | HSP50016JC-75 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
3-213
TABLE 5. PHASE GENERATOR REGISTER
DESTINATION ADDRESS = 2
BIT
POSITION
FUNCTION
DESCRIPTION
39-37
Address
010 = Control Word 2
36
Update
0 = Update Only This Control Register
1 = Update All Control Registers
35-32
Reserved
All Zeroes
31-0
Maximum Phase
Increment
Bits 31-0 = 2
31
... 2
0
. Range: is 0
<
Maximum Phase Increment <
π
(1-2
-32
) radians.
This parameter is only used in the CHIRP modes, and this is the largest allowable phase increment. Set
to 0 in the Filter Only and CW modes.
TABLE 6. PHASE GENERATOR/OUTPUT TIME SLOT REGISTER
DESTINATION ADDRESS = 3
BIT
POSITION
FUNCTION
DESCRIPTION
39-37
Address
011 = Control Word 3
36
Update
0 = Update Only This Control Register
1 = Update All Control Registers
35-32
Reserved
All Zeroes
31-18
Time Slot Length
Time Slot Length in IQCLK Periods; Bits 31-18 = 2
13
... 2
0
. Range is (19,25, 33, 37, 39, 49, 65 and 77)
The equation for calculating the value for this field is:
TSL = [[(Number of Output Bits + 2)Mode ] + 1]Hex
;
where mode is 2 if the DDC is in either the real or I followed by Q mode. Mode is 1 for all other DDC
operational modes.
Allowable Minimum Time Slot Lengths:
(18)1 + 1 = 19 (13 hexidecimal)
(18)2 + 1 = 37 (25 hexidecimal); Real Output or I followed by Q
(24)1 + 1 = 25 (19 hexidecimal)
(24)2 + 1 = 49 (31 hexidecimal); Real Output or I followed by Q
(32)1 + 1 = 33 (21 hexidecimal)
(32)2 + 1 = 65 (41 hexidecimal); Real Output or I followed by Q
(38)1 + 1 = 39 (27 hexidecimal)
(38)2 + 1 = 77 (4d hexidecimal); Real Output or I followed by Q
17-0
Phase Offset
Starting Phase Angle of Phase Accumulator; Range = 0 to 2
π
. Bits 17-0 = 2
32
... 2
15
.
Some example phase offset hexidecimal values :
0000
- 0
1000
-
π
/2
2000
-
π
3000
- 3
π
/2
3fff
- 2
π
HSP50016
相關PDF資料 |
PDF描述 |
|---|---|
| HSP50110JC-60 | Communications Tuner Circuit |
| HSP50306SC-25 | Digital QPSK Demodulator |
| HSP50306SC-2596 | Digital QPSK Demodulator |
| HSP50306SC-27 | Digital QPSK Demodulator |
| HSP50306SC-2796 | Digital QPSK Demodulator |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HSP50016JI-52 | 制造商:Rochester Electronics LLC 功能描述:DIGITAL DOWN CONVERTER 44 PLCC, 52MHZ, COMM,INDS - Bulk |
| HSP50016JM-5296R3571 | 制造商:Intersil Corporation 功能描述:ROCKWELL HSP50016JC-5296 W/BRAND,-55/+125C OP TEMP,ELECTR - Tape and Reel |
| HSP50016JM-52R3571 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50110 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital Quadrature Tuner |
| HSP50110_01 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Digital Quadrature Tuner |
發(fā)布緊急采購，3分鐘左右您將得到回復。