參數(shù)資料
型號(hào)： GS8182S18GBD-200I
廠商： GSI TECHNOLOGY
元件分類： SRAM
英文描述： 1M X 18 DDR SRAM, 0.45 ns, PBGA165
封裝： 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, MO-216CAB-1, FPBGA-165
文件頁(yè)數(shù)： 35/36頁(yè)
文件大?。?/td> 339K
代理商： GS8182S18GBD-200I
Preliminary
GS8182S08/09/18BD-333/300/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00a 6/2007
8/36
2007, GSI Technology
Special Functions
Byte Write and Nybble Write Control
Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with
a particular byte (e.g., BW0 controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be
stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low
during the data in sample times in a write sequence.
Each write enable command and write address loaded into the RAM provides the base address for a 2 beat data transfer. The x18
version of the RAM, for example, may write 36 bits in association with each address loaded. Any 9-bit byte may be masked in any
write sequence.
Nybble Write (4-bit) control is implemented on the 8-bit-wide version of the device. For the x8 version of the device, “Nybble
Write Enable” and “NWx” may be substituted in all the discussion above.
Output Register Control
SigmaSIO-II SRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the Output
Register Clock inputs, C and C. The Output Register Clock inputs can be used to make small phase adjustments in the firing of the
output registers by allowing the user to delay driving data out as much as a few nanoseconds beyond the next rising edges of the K
and K clocks. If the C and C clock inputs are tied high, the RAM reverts to K and K control of the outputs.
Example x18 RAM Write Sequence using Byte Write Enables
Data In Sample
Time
BW0
BW1
D0–D8
D9–D17
Beat 1
0
1
Data In
Don’t Care
Beat 2
1
0
Don’t Care
Data In
Resulting Write Operation
Beat 1
Beat 2
D0–D8
D9–D17
D0–D8
D9–D17
Written
Unchanged
Written
相關(guān)PDF資料
PDF描述
GS8182T36BGD-333IT 512K X 36 DDR SRAM, 0.45 ns, PBGA165
GS82032AGQ-133IT 64K X 32 CACHE SRAM, 10 ns, PQFP100
GS8321EV18GE-133T 2M X 18 CACHE SRAM, 8.5 ns, PBGA165
GS8321ZV36E-150T 1M X 36 ZBT SRAM, 8.5 ns, PBGA165
GS832236AB-300T 1M X 36 CACHE SRAM, PBGA119
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8182S36BD-167 制造商:GSI Technology 功能描述:512K X 36 (18 MEG) BURST OF 2 - Trays
GS8182S36BD-167I 制造商:GSI Technology 功能描述:512K X 36 (18 MEG) BURST OF 2 - Trays
GS8182S36BD-200 制造商:GSI Technology 功能描述:512K X 36 (18 MEG) BURST OF 2 - Trays
GS8182S36BD-200I 制造商:GSI Technology 功能描述:512K X 36 (18 MEG) BURST OF 2 - Trays
GS8182S36BD-250 制造商:GSI Technology 功能描述:512K X 36 (18 MEG) BURST OF 2 - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*