- 您現(xiàn)在的位置：買賣IC網 > PDF目錄173638 > GS8161Z18DGD-200IVT (GSI TECHNOLOGY) 1M X 18 ZBT SRAM, 6.5 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號： | GS8161Z18DGD-200IVT |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 1M X 18 ZBT SRAM, 6.5 ns, PBGA165 |
| 封裝： | ROHS COMPLIANT, FPBGA-165 |
| 文件頁數(shù)： | 7/35頁 |
| 文件大?。?/td> | 488K |
| 代理商： | GS8161Z18DGD-200IVT |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
GS8161ZxxD(GT/D)-xxxV
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 6/2011
15/35
2011, GSI Technology
Preliminary
Burst Cycles
Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from
read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address
generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when
driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write
the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into
Load mode.
Burst Order
The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been
accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is low, a linear burst
sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables
below for details.
Note:
There is a pull-up device on the FT pin and a pull-down device on the ZZ pin , so this input pin can be unconnected and the chip will operate in
the default states as specified in the above tables.
Burst Counter Sequences
Mode Pin Functions
Mode Name
Pin Name
State
Function
Burst Order Control
LBO
L
Linear Burst
H
Interleaved Burst
Output Register Control
FT
L
Flow Through
H or NC
Pipeline
Power Down Control
ZZ
L or NC
Active
H
Standby, IDD = ISB
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
Linear Burst Sequence
A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
Interleaved Burst Sequence
A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
相關PDF資料 |
PDF描述 |
|---|---|
| GS8161Z18DT-250IV | 1M X 18 ZBT SRAM, 5.5 ns, PQFP100 |
| GS8161Z18DT-200T | 1M X 18 ZBT SRAM, 6.5 ns, PQFP100 |
| GS816218 | 1M x 18, 512K x 36 18Mb S/DCD Sync Burst SRAMs |
| GS816236D-150IT | 512K X 36 CACHE SRAM, 7.5 ns, PBGA165 |
| GS816236B-133IT | 512K X 36 CACHE SRAM, 8.5 ns, PBGA119 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS8161Z18DGD-200V | 制造商:GSI Technology 功能描述:165 BGA - Bulk |
| GS8161Z18DGD-250 | 制造商:GSI Technology 功能描述:165 BGA - Bulk |
| GS8161Z18DGD-375 | 制造商:GSI Technology 功能描述:165 BGA - Bulk |
| GS8161Z18DGD-375I | 制造商:GSI Technology 功能描述:165 BGA - Bulk |
| GS8161Z18DGT-150 | 制造商:GSI Technology 功能描述:100 TQFP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。