參數(shù)資料
型號(hào)： FUSB2805MLX
廠商： Fairchild Semiconductor
文件頁(yè)數(shù)： 23/49頁(yè)
文件大?。?/td> 0K
描述： TXRX USB2.0 HS OTG ULPI 32MLP
標(biāo)準(zhǔn)包裝： 1
系列： *
其它名稱： FUSB2805MLXFSDKR
2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FUSB2805 Rev. 1.0.3
3
F
USB2
8
0
5
—
USB2
.0
High
-S
pee
d
OTG
Tra
nsc
e
iv
e
rw
ith
UL
P
I
Inter
fac
e
Pin Definitions
Symbol
Type
Description
Chip Select_N
I
Active LOW. HIGH
– ULPI pin three-stated; LOW – ULPI operates normally. TTL
compatible; CMOS input with hysteresis.
RREF
AI/O
Resistor reference. Connect through 12 k
1% to GND.
DM
AI/O
USB D- pin. USB mode: data minus (D-) pin of the USB cable.
DP
AI/O
USB D+ pin. USB mode: data plus (D+) pin of the USB cable.
FAULT
I
FAULT is used to signal a VBUS over-current/over-voltage condition from an external
SMPS or power management IC. The link must enable this function via the
ExternalVbusFault register bit and the polarity must be set via the
ExternalVbusActiveLow register bit.
ID
I
Identification (ID) pin of the micro-USB cable. TTL; if not used, connect to 3V3.
VCC
P
Input supply voltage or battery source.
PSW
O
Controls an external, active HIGH,
VBUS power switch/charge pump and/or an SMPS
charger IC. An external 100 k
pull-down resistor is required. Open source, slew-rate-
controlled output; this pin is referenced to VCC3V3.
VBUS
AI/O
Should be connected to the VBUS pin of the USB cable. Leave open circuit if not used.
An internal 90 k
±11% pull-down resistor is present on this pin.
VCC3V3
P
3.3 V regulator output requiring capacitors. Internally powers OTG, analog core, and
ATX.
CLKIN
I
Clock input; frequency depends on the CFG1 pin. This is a digital input buffer, not
analog for a crystal.
I.C.
I/O
Internally connected; float pin.
TEST
I/O
Internally connected; float pin.
CFG1
I
Configures the clock frequency; 0: input is 19.2 MHz. 1: input is 26 MHz.
VDD1V2
P
1.2 V regulator output requiring capacitors. Internally powers the digital core and
analog core.
VIO
P
Input I/O supply rail; 0.1 F capacitor connected to power input.
Reset_N
I
Connect to VIO when not used. Resets the transceiver; active LOW.
GND
P
Connect to ground.
DIR
O
ULPI direction output signal.
STP
I
ULPI stop input signal; CMOS input.
NXT
O
ULPI next output signal.
D7
I/O
ULPI data pin 7; three-state output.
D6
I/O
ULPI data pin 6; three-state output.
D5
I/O
ULPI data pin 5; three-state output.
D4
I/O
ULPI data pin 4; three-state output.
D3
I/O
ULPI data pin 3; three-state output.
D2
I/O
ULPI data pin 2; three-state output.
D1
I/O
ULPI data pin 1; three-state output.
D0
I/O
ULPI data pin 0; three-state output.
CLOCK
O
60 MHz clock output when digital 19.2 MHz (or 26 MHz) clock is applied; Push-pull
output.
Notes:
1.
I=input; O=output; I/O=digital input/output; OD=open-drain output; AI/O=analog input/output; P=power or ground.
2.
Per USB2.0, below a supply of 2.97 V, USB full-speed and low-speed transactions are not guaranteed; although
some devices may continue to function with the FUSB2805 at the lower supply rail.
相關(guān)PDF資料
PDF描述
FXLA2203UMX TRANSLATOR LEVEL DUAL 24UMLP
GAL16V8D-15LJN SPLD 62.5MHZ EECMOS 20 PLCC
GAL18V10B-20LP IC GAL 10OUT MACROCELL 7.5NS 20
GAL22V10D-25LJ IC SPLD 3.3V 28-PLCC
GH65C11-C-PD OPTO ENCODER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FUSCA REF BOARD 制造商:TDK 功能描述:REFERENCE BOARD FUSCA 2.4GHZ
FUSCAREFBOARD 制造商:Antenova 功能描述:Reference Board Fusca 2.4GHz
FUSE 功能描述:保險(xiǎn)絲 Fuse, Fiber 20A 600V Lot Qty 5 RoHS:否 制造商:Littelfuse 產(chǎn)品:Surface Mount Fuses 電流額定值:0.5 A 電壓額定值:600 V 保險(xiǎn)絲類型:Fast Acting 保險(xiǎn)絲大小/組:Nano 尺寸:12.1 mm L x 4.5 mm W 安裝風(fēng)格: 端接類型:SMD/SMT 系列:485
FUSE 25A ATC 制造商:American Technical Ceramics Corp 功能描述: 制造商:ATC 功能描述:
FUSE KIT D 制造商:COOPER BUSSMANN 功能描述:BUSSMANN FUSE KIT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*