- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄171235 > DSRT-L050-011 (CONEXANT SYSTEMS) SPECIALTY CONSUMER CIRCUIT, XMA PDF資料下載
參數(shù)資料
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
RipTide LP Audio/Comm System Product Description
40
Conexant
1200
Conexant Proprietary Information
Status
The status register monitors the progress of PCI events within the Controller. Status bits can be read and they can be
cleared, but they cannot be set. Status bits are cleared by writing a 1 to that bit position. Writing a 0 to a status bit has no
affect. The status register bits are defined as follows:
Status Register Bits
Bit
R/W/C
Default
Description
3-0
r
0
Reserved.
4r
1
Capabilities List. Indicates that an extended capabilities list exists and is pointed to by the Cap_Ptr field at
configuration offset 0x34. All 3 functions include a power management capabilities list. Read Only.
5r
0
66 MHz Capable. Not supported.
6r
0
UDF Supported. Not supported.
7r
0
Fast Back-To-Back Capable. Not supported.
8r/c
0
Data Parity Reporting. This bit is only implemented by bus masters. It is set when three conditions are met:
1) the bus agent asserted PERR# itself or observed PERR# asserted; 2) the agent setting the bit acted as the
bus master for the operation in which the error occurred; and 3) the Parity Error Response bit (Command
Register) is set.
10-9
r
01
Device Select Timing. These bits encode the timing of DEVSEL#. These are encoded as 00 for fast, 01 for
medium, and 10 for slow (11 is reserved.) These bits are read-only and must indicate the slowest time that a
device asserts DEVSEL# for any bus command except Configuration Read and Configuration Write.
11
r
0
Signaled Target Abort. Not supported.
12
r/c
0
Received Target Abort. This bit must be set by a master device whenever its transaction is terminated with
Target-Abort. All master devices must implement this bit.
13
r/c
0
Received Master Abort. This bit must be set by a master device whenever its transaction (except for Special
Cycle) is terminated with Master-Abort. All master devices must implement this bit.
14
r/c
0
Signaled System Error. This bit must be set whenever the device asserts SERR#. Devices who will never
assert SERR# do not need to implement this bit.
15
r/c
0
Detected Parity Error. This bit must be set by the device whenever it detects a parity error, even if parity
error handling is disabled (as controlled by bit 6 in the Command register).
Revision ID
Revision ID is an 8-bit field that specifies a device specific revision identifier. This value is chosen by Conexant (vendor);
(zero is acceptable. This field should be viewed as a Conexant (vendor) defined extension to the Device ID. This register is
also readable by the Controller. The default value for the Revision ID is 04.
Class Code
Class Code is a 24-bit field with three 8 bit sub-fields. The upper byte is a base class code. The middle byte is a sub-class
code. The lower byte specifies any register-level programming interface that may exist.
For the Audio logical device: Class Code = 040100
Base Class Code: 04 = multimedia device
Sub Class Code: 01 = audio device
Prog I/F: 00 = none
For the Modem logical device: Class Code = 078000
Base Class Code: 07 = simple communications controller
Sub Class Code: 80 = “other”
Prog I/F: 00 = none
For the Joystick logical device: Class Code = 098000
Base Class Code: 09 = input device
Sub Class Code: 80 = “other”
Prog I/F: 00 = none
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSS710D223S12-22 | 1 FUNCTIONS, 12 V, 7 A, DATA LINE FILTER |
| DST9HB32E101Q55J | 1 FUNCTIONS, 250 V, 6 A, DATA LINE FILTER |
| DST9HB32E220Q55J | 1 FUNCTIONS, 250 V, 6 A, DATA LINE FILTER |
| DST9HB32E222Q55J | 1 FUNCTIONS, 250 V, 6 A, DATA LINE FILTER |
| DST9HB32E271Q55J | 1 FUNCTIONS, 250 V, 6 A, DATA LINE FILTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSR-TSS-S1 | 制造商:DOMINANT 制造商全稱:DOMINANT Semiconductors 功能描述:Right Angle LED |
| DSR-TSS-S2 | 制造商:DOMINANT 制造商全稱:DOMINANT Semiconductors 功能描述:Right Angle LED |
| DSR-TSS-ST2-1 | 制造商:DOMINANT 制造商全稱:DOMINANT Semiconductors 功能描述:Right Angle LED |
| DSR-TSS-T1 | 制造商:DOMINANT 制造商全稱:DOMINANT Semiconductors 功能描述:Right Angle LED |
| DSR-TSS-T2 | 制造商:DOMINANT 制造商全稱:DOMINANT Semiconductors 功能描述:Right Angle LED |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。