- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377002 > DSPB56007FJ66 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | DSPB56007FJ66 |
| 英文描述： | DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC |
| 中文描述： | 數(shù)字信號處理器| 24位|的CMOS | QFP封裝| 80腳|塑料 |
| 文件頁數(shù)： | 55/83頁 |
| 文件大?。?/td> | 382K |
| 代理商： | DSPB56007FJ66 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
Specifications
Serial Host Interface (SHI) I
2
C Protocol Timing
MOTOROLA
DSP56007/D
2-31
The Programmed Serial Clock Cycle, t
I
HDM0 and HRS bits of the HCKR (SHI Clock control Register).
2
CCP
, is specified by the value of the HDM5–
The expression for t
I
2
CCP
is:
where
HRS is the Prescaler Rate Select bit. When HRS is cleared, the fixed divide-by-
eight prescaler is operational. When HRS is set, the prescaler is bypassed.
HDM5–HDM0 are the Divider Modulus Select bits.
A divide ratio from 1 to 64 (HDM5–HDM0 = 0 to $3F) may be selected.
In I
2
C mode, you may select a value for the Programmed Serial Clock Cycle from
6
×
T
C
(HDM5–HDM0 = 2, HRS = 1)
1024
×
T
C
(HDM5–HDM0 = $3F, HRS = 0).
to
The DSP56007 provides an improved I
2
C bus protocol. In addition to supporting the
100 kHz I
2
C bus protocol, the SHI in I
2
C mode supports data transfers at up to 1000
kHz. The actual maximum frequency is limited by the bus capacitances (C
L
),the pull-
up resistors (R
P
), (which affect the rise and fall time of SDA and SCL, (see table
below)), and by the input filters.
Consideration for programming the SHI Clock Control Register (HCKR)—Clock
Divide Ratio: the master must generate a bus free time greater than T172 slave when
operating with a DSP56007 SHI I
2
C slave.
The table below describes a few examples
:
Table 2-14
Considerations for Programming the SHI Clock control Register (HCKR)
Conditions to be Considered
Resulting Limitations
Bus Load
Master
Oper-
ating
Freq.
Slave
Oper-
ating
Freq.
Master
Filter
Mode
Slave
Filter
Mode
T172
Slave
Min.
Perm-
issible
t
I
2
CCP
T172
Master
Maximum
I
2
C Serial
Frequency
C
L
= 50 pF,
R
P
= 2 k
88 MHz
88 MHz
Bypassed
Narrow
Wide
Bypassed
Narrow
Wide
36 ns
60 ns
95 ns
56
×
T
C
60
×
T
C
66
×
T
C
41 ns
66 ns
103 ns
1010 kHz
825 kHz
634 kHz
t
I
2
CCP
Tc
2
×
HDM[5:0]
1
+
(
)
×
7
1
HRS
–
(
)
×
1
+
(
)
×
[
]
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSPB56007FJ88 | DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC |
| DSPE56007FJ50 | DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC |
| DSPE56007FJ66 | DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC |
| DSPE56007FJ88 | DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC |
| DSPCOMMANDUM | Universal Command Converter for DSP User＇s Manual |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSPB56007FJ88 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC |
| DSPB56011 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:24-BIT DVD DIGITAL SIGNAL PROCESSOR |
| DSPB56362AG120 | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC LEAD FREE DSP56362 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| DSPB56362AG120 | 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC DSP Type:Cor |
| DSPB56362PV100 | 制造商:Rochester Electronics LLC 功能描述:DIGITAL AUDIO DSP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。