參數(shù)資料
型號(hào)： DSPB56007FJ66
英文描述： DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
中文描述： 數(shù)字信號(hào)處理器| 24位|的CMOS | QFP封裝| 80腳|塑料
文件頁(yè)數(shù)： 21/83頁(yè)
文件大?。?/td> 382K
代理商： DSPB56007FJ66
Signal/Connection Descriptions
Serial Audio Interface (SAI)
MOTOROLA
DSP56007/D
1-15
SAI Transmitter Section
Table 1-10
Serial Audio Interface (SAI) Transmitter signals
Signal
Name
Signal
Type
State
during
Reset
Signal Description
SDO0
Output
Driven
High
Serial Data Output 0 (SDO0)
—SDO0 is the serial output for
transmitter 0. SDO0 is driven high if transmitter 0 is disabled,
during individual reset, hardware reset, and software reset,
or when the DSP is in the Stop state.
SDO1
Output
Driven
High
Serial Data Output 1 (SDO1)
—SDO1 is the serial output for
transmitter 1. SDO1 is driven high if transmitter 1 is disabled,
during individual reset, hardware reset and software reset, or
when the DSP is in the Stop state.
SDO2
Output
Driven
High
Serial Data Output 2 (SDO2)
—SDO2 is the serial output for
transmitter 2. SDO2 is driven high if transmitter 2 is disabled,
during individual reset, hardware reset and software reset, or
when the DSP is in the Stop state.
SCKT
Input or
Output
Tri-stated
Serial Clock
Transmit (SCKT)
—This signal provides the
clock for the SAI. SCKT can be an output if the transmit
section is configured as a master, or a Schmitt-trigger input if
the transmit section is configured as a slave. When the SCKT
is an output, it provides an internally generated SAI transmit
clock to external circuitry. When the SCKT is an input, it
allows external circuitry to clock data out of the SAI.
Note:
SCKT is high impedance if all transmitters are disabled
(individual reset), during hardware reset, software reset, or
while the DSP is in the Stop state. While in the high
impedance state, the internal input buffer is disconnected
from the pin and no external pull-up is necessary.
WST
Input or
Output
Tri-stated
Word Select Transmit (WST)
—WST is an output if the
transmit section is programmed as a master, and a Schmitt-
trigger input if it is programmed as a slave. WST is used to
synchronize the data word and select the left/ right portion of
the data sample.
Note:
WST is high impedance if all transmitters are disabled
(individual reset), during hardware or software reset, or
while the DSP is in the Stop state. While in the high
impedance state, the internal input buffer is disconnected
from the pin and no external pull-up is necessary.
相關(guān)PDF資料
PDF描述
DSPB56007FJ88 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPE56007FJ50 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPE56007FJ66 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPE56007FJ88 DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPCOMMANDUM Universal Command Converter for DSP User＇s Manual
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSPB56007FJ88 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|24-BIT|CMOS|QFP|80PIN|PLASTIC
DSPB56011 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:24-BIT DVD DIGITAL SIGNAL PROCESSOR
DSPB56362AG120 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC LEAD FREE DSP56362 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSPB56362AG120 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC DSP Type:Cor
DSPB56362PV100 制造商:Rochester Electronics LLC 功能描述:DIGITAL AUDIO DSP - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*