參數資料
型號： DS33Z11
廠商： MAXIM INTEGRATED PRODUCTS INC
元件分類： 網絡接口
英文描述： Ethernet Mapper
中文描述： DATACOM, NETWORK INTERFACE SUPPORT CIRCUIT, PBGA169
封裝： 14 X 14 MM, 1 MM PITCH, CSBGA-169
文件頁數： 20/169頁
文件大?。?/td> 1049K
代理商： DS33Z11
DS33Z11 Ethernet Mapper
20 of 169
NAME
PIN #
DS33Z11
CSBGA (169)
PIN #
DS33ZH11
BGA(100)
TYPE
FUNCTION
RX_ERR
B12
B9
I
Receive Error (MII):
Asserted by the MAC PHY for one or
more RX_CLK periods indicating that an error has
occurred. Active High indicates Receive code group is
invalid. If CRS_DV is low, RX_ERR has no effect. This is
synchronous with RX_CLK. In DCE mode, this signal must
be grounded.
Receive Error (RMII):
Signal is synchronous to REF_CLK.
COL_DET
B13
—
I
Collision Detect (MII):
Asserted by the MAC PHY to
indicate that a collision is occurring. In DCE Mode this
signal should be connected to ground. This signal is only
valid in half duplex mode, and is ignored in full duplex
mode
Management Data Clock (MII):
Clocks management data
between the PHY and DS33Z11. The clock is derived from
the REF_CLK, with a maximum frequency is 1.67 MHz.
The user must leave this pin unconnected in the DCE
Mode.
MII Management Data IO (MII):
Data path for control
information between the PHY and DS33Z11. When not
used, pull to logic high externally through a 10k resistor.
The MDC and MDIO pins are used to write or read up to
32 Control and Status Registers in 32 PHY Controllers.
This port can also be used to initiate Auto-Negotiation for
the PHY. The user must leave this pin unconnected in the
DCE Mode.
MICRO PORT/SPI
MDC
C12
—
O
MDIO
C13
—
IO
A0/BREO
A1
Potential
future
revision to
add on
ball A5
I
Address Bit 0:
Address bit 0 of the microprocessor
interface. Least Significant Bit
BREO (Hardware Mode):
Used in Hardware Mode to
reverse the ordering of HDLC transmit and receive
functions. Active high input. When 0, the first bit received
is the MSB. When 1, bit the first bit received is the LSB.
The software registers used for control of this function are
LI.RPPCL and LI.TPPCL.
A1/SCD
B1
Potential
future
revision to
add on
ball D8
—
Address Bit 1:
Address bit 1 of the microprocessor
interface.
SCD (Hardware Mode):
Used in Hardware Mode to
disable X
43
+1 bit scrambling for both the transmit and
receive paths. Applies to HDLC and X.86 transport. When
1, X
+1 scrambling is disabled. When 0, X
+1 scrambling
is enabled. The software registers used for control of this
function are LI.RPPCL and LI.TPPCL.
相關PDF資料
PDF描述
DS33ZH11 Ethernet Mapper
DS3803 1024K Flexible NV SRAM SIMM(1024K靈活的非易失性SRAM SIMM)
DS3903E-020 Triple 128-Position Nonvolatile Digital Potentiometer
DS3994 4-Channel Cold-Cathode Fluorescent Lamp Controller
DS4077 77.76MHz VCXO
相關代理商/技術參數
參數描述
DS33Z11+ 功能描述:網絡控制器與處理器 IC Ethernet Mapper RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS33Z11+UNUSED 功能描述:網絡控制器與處理器 IC Ethernet Mapper RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS33Z11DK 功能描述:以太網開發(fā)工具 DS33Z11 Dev Kit RoHS:否 制造商:Micrel 產品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
DS33Z41 功能描述:網絡控制器與處理器 IC Quad IMUX Ethernet Mapper RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS33Z41DK 功能描述:以太網開發(fā)工具 DS33Z41 Dev Kit RoHS:否 制造商:Micrel 產品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*