- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1914 > DS2152L+ (Maxim Integrated Products)IC TXRX T1 1CHIP ENHNCD 100-LQFP PDF資料下載
參數(shù)資料
| 型號： | DS2152L+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 25/97頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX T1 1CHIP ENHNCD 100-LQFP |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 90 |
| 功能： | 單芯片收發(fā)器 |
| 接口： | T1 |
| 電路數(shù)： | 1 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 電流 - 電源： | 75mA |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應商設備封裝： | 100-LQFP（14x14） |
| 包裝： | 管件 |
| 包括： | DSX-1 和 CSU 線路補償發(fā)生器，HDLC 控制器，帶內回路代碼發(fā)生器和檢測器 |
| 產品目錄頁面： | 1429 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁
DS2152
31 of 97
5 STATUS AND INFORMATION REGISTERS
There is a set of nine registers that contain information on the current real-time status of the DS2152:
Status Register 1 (SR1), Status Register 2 (SR2), Receive Information Registers 1 to 3
(RIR1/RIR2/RIR3), and a set of four registers for the on-board HDLC and BOC controller for the FDL.
The specific details on the four registers pertaining to the FDL are covered in Section 12.1, but they
operate the same as the other status registers in the DS2152, described below.
When a particular event has occurred (or is occurring), the appropriate bit in one of these nine registers is
set to 1. All the bits in SR1, SR2, RIR1, RIR2, and RIR3 registers operate in a latched fashion. This
means that if an event or an alarm occurs and a bit is set to 1 in any of the registers, it remains set until the
user reads that bit. The bit is cleared when it is read and it is not set again until the event has occurred
again (or in the case of the RBL, RYEL, LRCL, and RLOS alarms, the bit remains set if the alarm is still
present). The bits in the four FDL status registers that are not latched are listed in Section 12.1.
The user will always precede a read of any of the nine registers with a write. The byte written to the
register will inform the DS2152 which bits the user wishes to read and have cleared. The user will write a
byte to one of these registers, with a 1 in the bit positions he or she wishes to read and a 0 in the bit
positions he or she does not wish to obtain the latest information on. When a 1 is written to a bit location,
the read register will be updated with the latest information. When a 0 is written to a bit position, the read
register will not be updated and the previous value will be held. A write to the status and information
registers will be immediately followed by a read of the same register. The read result should be logically
ANDed with the mask byte that was just written, and this value should be written back into the same
register to ensure that bit does indeed clear. This second write step is necessary because the alarms and
events in the status registers occur asynchronously in respect to their access via the parallel port. This
write-read-write scheme allows an external microcontroller or microprocessor to individually poll certain
bits without disturbing the other bits in the register. This operation is key in controlling the DS2152 with
higher-order software languages.
The SR1, SR2, and FDLS registers have the unique ability to initiate a hardware interrupt via the INT
output pin. Each of the alarms and events in the SR1, SR2, and FDLS can be either masked or unmasked
from the interrupt pin via the Interrupt Mask Register 1 (IMR1), Interrupt Mask Register 2 (IMR2), and
FDL Interrupt Mask Register (FIMR) respectively. The FIMR register is covered in Section 12.1.
The interrupts caused by alarms in SR1 (namely RYEL, LRCL, RBL, and RLOS) act differently than the
interrupts caused by events in SR1 and SR2 (namely LUP, LDN, LOTC, RSLIP, RMF, TMF, SEC,
RFDL, TFDL, RMTCH, RAF, and RSC) and FIMR. The alarm caused interrupts will force the INT pin
low whenever the alarm changes state (i.e., the alarm goes active or inactive according to the set/clear
criteria in Table 5-2). The INT pin will be allowed to return high (if no other interrupts are present) when
the user reads the alarm bit that caused the interrupt to occur even if the alarm is still present.
The event caused interrupts will force the INT pin low when the event occurs. The INT pin will be
allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the
interrupt to occur.
相關PDF資料 |
PDF描述 |
|---|---|
| DS2153Q-A7+T&R | IC TXRX E1 1-CHIP 5V 44-PLCC |
| DS2154LNA2+ | IC TXRX E1 5V 100-LQFP |
| DS2154L | IC TXRX E1 1CHIP 5V ENH 100-LQFP |
| DS2155LN | IC TXRX T1/E1/J1 1-CHIP 100-LQFP |
| DS2156LN+ | IC TXRX T1/E1/J1 1-CHIP 100-LQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS2152L+ | 功能描述:網(wǎng)絡控制器與處理器 IC Enhanced T1 Transceiver RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2152L-ES | 制造商:DALL 功能描述: |
| DS2152LN | 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2152LN+ | 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2153DK | 功能描述:KIT DESIGN TXRX E1 DS2153 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產零件編號 系列:- 標準包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關產品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復。