- 您現(xiàn)在的位置：買賣IC網 > PDF目錄378525 > DA28F320S5-90 (INTEL CORP) 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor PDF資料下載
參數(shù)資料
| 型號： | DA28F320S5-90 |
| 廠商： | INTEL CORP |
| 元件分類： | DRAM |
| 英文描述： | 16 Characters x 2 Lines, 5x7 Dot Matrix Character and Cursor |
| 中文描述： | 4M X 8 FLASH 5V PROM, 90 ns, PDSO56 |
| 封裝： | 16 X 23.70 MM, SSOP-56 |
| 文件頁數(shù)： | 28/53頁 |
| 文件大?。?/td> | 641K |
| 代理商： | DA28F320S5-90 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
INTEL StrataFlash MEMORY TECHNOLOGY, 32 AND 64 MBIT
E
28
ADVANCE INFORMATION
V
OH
. Specification t
WHRH
defines the block erase
suspend latency.
At this point, a Read Array command can be written
to read data from blocks other than that which is
suspended. A program command sequence can
also be issued during erase suspend to program
data in other blocks. During a program operation
with block erase suspended, status register bit
SR.7 will return to
“0” and the STS output (in default
mode) will transition to V
OL
.
The only other valid commands while block erase is
suspended are Read Query, Read Status Register,
Clear Status Register, Configure, and Block Erase
Resume. After a Block Erase Resume command is
written to the flash memory, the WSM will continue
the block erase process. Status register bits SR.6
and SR.7 will automatically clear and STS (in
default mode) will return to V
OL
. After the Erase
Resume
command
is
automatically outputs status register data when
read (see Figure 10). V
PEN
must remain at V
PENH
(the same V
PEN
level used for block erase) while
block erase is suspended. RP# must also remain at
V
IH
or V
HH
(the same RP# level used for block
erase). Block erase cannot resume until program
operations initiated during block erase suspend
have completed.
written,
the
device
4.8
Write to Buffer Command
To program the flash device, a Write to Buffer
command sequence is initiated. A variable number
of bytes, up to the buffer size, can be loaded into
the buffer and written to the flash device. First, the
Write to Buffer setup command is issued along with
the Block Address (see Figure 7,
Write to Buffer
Flowchart
). At this point, the eXtended Status
Register (XSR, see Table 17) information is loaded
and XSR.7 reverts to "buffer available" status. If
XSR.7 = 0, the write buffer is not available. To retry,
continue monitoring XSR.7 by issuing the Write to
Buffer setup command with the Block Address until
XSR.7 = 1. When XSR.7 transitions to a “1,” the
buffer is ready for loading.
Now a word/byte count is given to the part with the
Block Address. On the next write, a device start
address is given along with the write buffer data.
Subsequent writes provide additional device
addresses and data, depending on the count. All
subsequent addresses must lie within the start
address plus the count.
Internally, this device programs many flash cells in
parallel. Because of this parallel programming,
maximum programming performance and lower
power are obtained by aligning the start address at
the
beginning
of
a
(i.e., A
4
–A
0
of the start address = 0).
write
buffer
boundary
After the final buffer data is given, a Write Confirm
command is issued. This initiates the WSM (Write
State Machine) to begin copying the buffer data to
the flash array. If a command other than Write
Confirm is written to the device, an “Invalid
Command/Sequence” error will be generated and
Status Register bits SR.5 and SR.4 will be set to a
“1.” For additional buffer writes, issue another Write
to Buffer setup command and check XSR.7.
If an error occurs while writing, the device will stop
writing, and Status Register bit SR.4 will be set to a
“1” to indicate a program failure. The internal WSM
verify only detects errors for “1”s that do not
successfully program to “0”s. If a program error is
detected, the status register should be cleared. Any
time SR.4 and/or SR.5 is set (e.g., a media failure
occurs during a program or an erase), the device
will not accept any more Write to Buffer commands.
Additionally, if the user attempts to program past an
erase block boundary with a Write to Buffer
command, the device will abort the Write to Buffer
operation. This will generate an "Invalid Command/
Sequence" error and Status Register bits SR.5 and
SR.4 will be set to a “1.”
Reliable buffered writes can only occur when
V
PEN
= V
PENH
. If a buffered write is attempted while
V
PEN
≤
V
PENLK
, Status Register bits SR.4 and SR.3
will be set to “1.” Buffered write attempts with
invalid V
CC
and V
PEN
voltages produce spurious
results and should not be attempted. Finally,
successful
programming
corresponding Block Lock-Bit be reset or, if set, that
RP# = V
HH
. If a buffered write is attempted when
the corresponding Block Lock-Bit is set and RP# =
V
IH
, SR.1 and SR.4 will be set to “1.” Buffered write
operations with V
IH
< RP# < V
HH
produce spurious
results and should not be attempted.
requires
that
the
4.9
Byte/Word Program Commands
Byte/Word program is executed by a two-cycle
command sequence. Byte/Word program setup
(standard 40H or alternate 10H) is written followed
by a second write that specifies the address and
data (latched on the rising edge of WE#). The WSM
相關PDF資料 |
PDF描述 |
|---|---|
| DA8110A | Rectifier Arrays |
| DA8110K | Rectifier Arrays |
| DA811A | Rectifier Arrays |
| DA811AK | Rectifier Arrays |
| DA811K | Rectifier Arrays |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DA28F640J5-150 | 制造商:Intel 功能描述: |
| DA28F640J5A-150 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:5 Volt Intel StrataFlash? Memory |
| DA29-00003B | 制造商:Samsung Semiconductor 功能描述:Samsung Refrigerator Water Filter |
| DA29-00003BE | 制造商:Samsung Semiconductor 功能描述:Aqua-Pure Replacement Refrigerator Filter 制造商:SAMSUNG GVI 功能描述:SAMSUNG DA29-00003G WATER FILTER |
| DA29-00020B | 制造商:Samsung Semiconductor 功能描述:WATER FILTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。