- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379094 > CY7C43686AV (Cypress Semiconductor Corp.) 3.3V 16K x36/x18x2 Tri Bus FIFO(3.3V 16K x36/x18x2 三路總線先進(jìn)先出) PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C43686AV |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 3.3V 16K x36/x18x2 Tri Bus FIFO(3.3V 16K x36/x18x2 三路總線先進(jìn)先出) |
| 中文描述： | 3.3 16K的x36/x18x2三總線的FIFO（3.3 16K的x36/x18x2三路總線先進(jìn)先出） |
| 文件頁數(shù)： | 35/39頁 |
| 文件大小： | 573K |
| 代理商： | CY7C43686AV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁
CY7C43646AV
CY7C43666AV/CY7C43686AV
35
PRELIMINARY
.
Notes:
60. X1 register holds the offset for AEB; Y1 register holds the offset for AFA.
61. X2 register holds the offset for AEA; Y2 register holds the offset for AFC.
Table 1. Flag Programming
SPM
FS1/SEN
FS0/SD
MRS1
↑
X
↑
X
↑
X
↑
↑
↑
↑
↑
MRS2
X1 and Y1 Registers
[60]
X2 and Y2 Registers
[61]
H
H
H
X
↑
X
↑
X
↑
↑
↑
↑
↑
↑
64
X
H
H
H
X
64
H
H
L
16
X
H
H
L
X
16
H
L
H
8
X
H
L
H
X
8
H
L
L
Parallel programming via Port A
Parallel programming via Port A
L
H
L
Serial programming via SD
Serial programming via SD
L
H
H
Reserved
Reserved
L
L
H
Reserved
Reserved
L
L
L
Reserved
Reserved
Table 2. Port A Enable Function
CSA
H
W/RA
X
ENA
X
MBA
X
CLKA
X
A
0
–
35
Outputs
In high-impedance state
Port Function
None
L
H
L
X
X
↑
↑
X
↑
X
↑
In high-impedance state
None
L
H
H
L
In high-impedance state
FIFO1 write
L
H
H
H
In high-impedance state
Mail1 write
L
L
L
L
Active, FIFO2 output register
None
L
L
H
L
Active, FIFO2 output register
FIFO2 read
L
L
L
H
Active, Mail2 register
None
L
L
H
H
Active, Mail2 register
Mail2 read (set MBF2 HIGH)
Table 3. Port B Enable Function
CSB
H
RENB
X
MBB
X
CLKB
X
B
0
–
17
Outputs
In high-impedance state
Port Function
None
L
H
L
X
↑
X
↑
Active, FIFO1 output register
None
L
H
L
Active, FIFO1 output register
FIFO1 read
L
H
H
Active, Mail1 register
None
L
H
H
Active, Mail1 register
Mail1 read (set MBF1 HIGH)
Table 4. Port C Enable Function
WENC
H
MBC
L
CLKC
↑
↑
X
C
0
–
17
Outputs
In high-impedance state
Port Function
FIFO2 write
H
H
In high-impedance state
Mail2 write
L
L
In high-impedance state
None
L
H
X
Active, Mail1 register
None
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C453 | 2Kx9 Cascadable Clocked FIFOs with Programmable Flags(帶可編程標(biāo)記的2Kx9可級(jí)聯(lián)定時(shí)的先進(jìn)先出) |
| CY7C451 | 512x9 Cascadable Clocked FIFOs with Programmable Flags(帶可編程標(biāo)記的512x9可級(jí)聯(lián)定時(shí)的先進(jìn)先出) |
| CY7C454 | 4Kx9 Cascadable Clocked FIFOs with Programmable Flags(帶可編程標(biāo)記的4Kx9可級(jí)聯(lián)定時(shí)的先進(jìn)先出) |
| CY7C466A | Asynchronous, Cascadable 64K x9 FIFOs(異步，可級(jí)聯(lián)的 64K x9 先進(jìn)先出) |
| CY7C460A | Asynchronous, Cascadable 8K/16K/32K/64K x9 FIFOs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C43686AV-7AC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Triple Depth/Width Tri-Bus 16K x 36/16K x 18 x 2 128-Pin TQFP |
| CY7C439-40DMB | 制造商:Cypress Semiconductor 功能描述: |
| CY7C441-14JC | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Width Uni-Dir 512 x 9 32-Pin PLCC |
| CY7C441-30JC | 制造商:Cypress Semiconductor 功能描述:FIFO, 512 x 9, Synchronous, 32 Pin, Plastic, PLCC |
| CY7C441-30JI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。