參數(shù)資料
型號: CY7C43666AV
廠商: Cypress Semiconductor Corp.
英文描述: 3.3V 4K x36/x18x2 Tri Bus FIFO(3.3V 4K x36/x18x2 三路總線先進(jìn)先出)
中文描述: 3.3 4K的x36/x18x2三總線的FIFO(3.3 4K的x36/x18x2三路總線先進(jìn)先出)
文件頁數(shù): 12/39頁
文件大小: 573K
代理商: CY7C43666AV
CY7C43646AV
CY7C43666AV/CY7C43686AV
12
PRELIMINARY
Notes:
15. MRS1 must be HIGH during Partial Reset.
16. If BE/FWFT is HIGH, then EFB/ORB will go LOW one CLKB cycle earlier than the case where BE/FWFT is LOW.
17. MRS2 must be HIGH during Partial Reset.
18. If BE/FWFT is HIGH, then EFA/ORA will go LOW one CLKA cycle earlier than the case where BE/FWFT is LOW.
Switching Waveforms
(continued)
FIFO1 Partial Reset (CY Standard and FWFT Modes)
t
RSF
t
RSF
t
RSF
t
RSTS
t
RSTH
CLKA
CLKB
PRS1
FFA/IRA
EFB/ORB
AEB
AFA
MBF1
[15, 16]
t
WFF
t
RSF
t
RSF
FIFO2 Partial Reset (CY Standard and FWFT Modes)
t
RSF
t
RSF
t
RSF
t
RSTS
t
RSTH
CLKC
CLKA
PRS2
FFC/IRC
EFA/ORA
AEA
AFC
MBF1
[17, 18]
t
WFF
t
RSF
t
RSF
相關(guān)PDF資料
PDF描述
CY7C43686AV 3.3V 16K x36/x18x2 Tri Bus FIFO(3.3V 16K x36/x18x2 三路總線先進(jìn)先出)
CY7C453 2Kx9 Cascadable Clocked FIFOs with Programmable Flags(帶可編程標(biāo)記的2Kx9可級聯(lián)定時的先進(jìn)先出)
CY7C451 512x9 Cascadable Clocked FIFOs with Programmable Flags(帶可編程標(biāo)記的512x9可級聯(lián)定時的先進(jìn)先出)
CY7C454 4Kx9 Cascadable Clocked FIFOs with Programmable Flags(帶可編程標(biāo)記的4Kx9可級聯(lián)定時的先進(jìn)先出)
CY7C466A Asynchronous, Cascadable 64K x9 FIFOs(異步,可級聯(lián)的 64K x9 先進(jìn)先出)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C43682-15AC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C43683-10AI 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C43683AV-15AC 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 16K x 36 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:3.3V SYNC FIFO W/BUS MATCHING 16K X36 (NOT IDT COMPAT) - Bulk
CY7C43684-10AC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C43684AV-10AC 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Bi-Dir 16K x 36 x 2 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:3.3V BIDIR SYNC FIFO W/ BUS MATCHING 16KX32X2 - Bulk