- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380161 > CY4615 (Cypress Semiconductor Corp.) EZ-USB AT2⑩ USB 2.0 to ATA/ATAPI Bridge PDF資料下載
參數(shù)資料
| 型號： | CY4615 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | EZ-USB AT2⑩ USB 2.0 to ATA/ATAPI Bridge |
| 中文描述： | 的EZ - USB AT2⑩個USB 2.0到ATA / ATAPI的橋 |
| 文件頁數(shù)： | 10/26頁 |
| 文件大?。?/td> | 193K |
| 代理商： | CY4615 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
CY7C68300
Document #: 38-08011 Rev. *B
Page 10 of 26
2.3.4
ATA_EN allows bus sharing with other host devices. Setting ATA_EN = 1 enables the ATA interface for normal operation. Setting
ATA_EN = 0 disables (High-Z) the ATA interface pins and removes the EZ-USB AT2 from the USB. The ATA_EN pin is sampled
at a rate of 60 times per second by the EZ-USB AT2 internal logic. This pin should be set to a HIGH at start-up. Upon a HIGH to
LOW transition all EZ-USB AT2 ATA signals are tri-stated, USB is disconnected, and the EZ-USB AT2 enters an idle state until
an active Reset is received, or the ATA_EN pin transitions back to a HIGH state. Upon sensing the LOW to HIGH transition the
EZ-USB AT2 will return to the post Reset operational state, and will reconnect to USB. Note that disabling the ATA bus with the
ATA_EN pin during the middle of a data transfer will result in data loss and can cause the operating system on the Host computer
to crash.
ATA_EN
2.3.5
Design practices as outlined in the ATA/ATAPI-6 Specification for signal integrity should be followed with systems that utilize
a ribbon cable interconnect between the EZ-USB AT2
’
s ATA interface and the attached ATA/ATAPI device, especially if Ultra DMA
Mode is utilized.
ATA Interface Pins
2.3.6
VBUS_PWR_VALID indicates to the EZ-USB AT2 that power is present on VBUS.
VBUS_PWR_VALID
2.3.7
Asserting RESET# for 10 ms will reset the entire chip. This pin is normally tied to V
CC
through a 100k resistor, and to GND through
a 0.1-
μ
F capacitor.
RESET#
3.0
Applications
The EZ-USB AT2 is a high-speed USB 2.0 peripheral device that connects ATA or ATAPI storage devices to a USB host using
the USB
Mass Storage Class
protocol.
3.1
CY4615 EZ-USB AT2 Reference Design Kit
USB Specification version 2.0
ATA Specification T13/1410D Rev 3B
USB
Mass Storage Class Bulk Only Transport
Specification
, http://www.usb.org/developers/data/devclass/
usbmassbulk_10.pdf.
Additional Resources
Figure 2-4. Typical Reset Circuit
24MHz crystal
20pF
20pF
Figure 2-3. XTALIN, XTALOUT Diagram
C 1
0 . 1 u F d
N R E S E T
R 8
1 0 0 K
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY53120 | Neuron Chip Network Processor(Neuron 芯片網(wǎng)絡(luò)處理器) |
| CY53150 | Neuron Chip Network Processor(Neuron 芯片網(wǎng)絡(luò)處理器) |
| CY5474FCT138T | 1-of-8 Decoder |
| CY54FCT163TLCC | 4-Bit Binary Counter |
| CY54FCT163TQSOP | 4-Bit Binary Counter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY4615A | 功能描述:開發(fā)板和工具包 - 其他處理器 Development Board COM RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| CY4615B | 功能描述:界面開發(fā)工具 Reference Design Kit COM RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| CY4616 | 制造商:Cypress Semiconductor 功能描述:HIGH SPEED USB TO ATA - Bulk |
| CY4617 | 功能描述:開發(fā)板和工具包 - 其他處理器 Development Board COM RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| CY4617-CF | 制造商:Cypress Semiconductor 功能描述:USB LS DEVELOPMENT KIT - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。