- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379007 > CY28408 (Cypress Semiconductor Corp.) Clock Synthesizer with Differential CPU Outputs PDF資料下載
參數(shù)資料
| 型號： | CY28408 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Clock Synthesizer with Differential CPU Outputs |
| 中文描述： | 時鐘合成器的差分輸出的CPU |
| 文件頁數(shù)： | 5/19頁 |
| 文件大?。?/td> | 212K |
| 代理商： | CY28408 |
CY28408
Document #: 38-07617 Rev. **
Page 5 of 19
1
1
CPUT/C1
CPUT/C1 Output Control
1 = enabled, 0 = three-state CPUT/C1
This is a Read and Write control bit.
CPUT/C0 Output Control
1 = enabled, 0 = three-state CPUT/C0
This is a Read and Write control bit.
0
1
CPUT/C0
Byte 2: PCI Clock Control Register
(all bits are read- and write-functional)
Bit
7
@Pup
0
Name
REF
Description
REF Output Control.
0 = high strength, 1 = low strength
PCI6 Output Control
1 = enabled, 0 = forced LOW
PCI5 Output Control
1 = enabled, 0 = forced LOW
PCI4 Output Control
1 = enabled, 0 = forced LOW
PCI3 Output Control
1 = enabled, 0 = forced LOW
PCI2 Output Control
1 = enabled, 0 = forced LOW
PCI1 Output Control
1 = enabled, 0 = forced LOW
PCI0 Output Control
1 = enabled, 0 = forced LOW
6
1
PCI6
5
1
PCI5
4
1
PCI4
3
1
PCI3
2
1
PCI2
1
1
PCI1
0
1
PCI0
Byte 3: PCI_F Clock and 48M Control Register
(all bits are read- and write-functional)
Bit
7
@Pup
1
Name
48M_DOT
Description
48M_DOT Output Control
1 = enabled, 0 = forced LOW
48M_USB Output Control
1 = enabled, 0 = forced LOW
PCI_STP#, control of PCI_F2.
0 = Free Running, 1 = Stopped when PCI_STP# is LOW
PCI_STP#, control of PCI_F1.
0 = Free Running, 1 = Stopped when PCI_STP# is LOW
PCI_STP#, control of PCI_F0.
0 = Free Running, 1 = Stopped when PCI_STP# is LOW
PCI_F2 Output Control
1 = running, 0 = forced LOW
PCI_F1 Output Control
1 = running, 0 = forced LOW
PCI_F0 Output Control
1 = running, 0 = forced LOW
6
1
48M_USB
5
0
4
0
3
0
2
1
PCI_F2
1
1
PCI_F1
0
1
PCI_F0
Byte 1: CPU Clock Register
(continued)
Bit
@Pup
Name
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28408ZC | TV 19C 19#12 SKT RECP |
| CY28408ZCT | Circular Connector; MIL SPEC:MIL-DTL-38999 Series III; Body Material:Metal; Series:TVS01; Number of Contacts:3; Connector Shell Size:9; Connecting Termination:Crimp; Circular Shell Style:Straight Receptacle; Body Style:Straight |
| CY28409 | Clock Synthesizer with Differential SRC and CPU Outputs |
| CY28409ZCT | Clock Synthesizer with Differential SRC and CPU Outputs |
| CY28409OC | RF/Coaxial Connector; RF Coax Type:BNC; Contact Termination:Clamp; Body Style:Straight Plug; RG Cable Type:59, 62, 71, 140, 210, 302 RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28408ZC | 制造商:Cypress Semiconductor 功能描述: |
| CY28408ZCT | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Clock Synthesizer with Differential CPU Outputs |
| CY28409 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Synthesizer with Differential SRC and CPU Outputs |
| CY28409_06 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Synthesizer with Differential SRC and CPU Outputs |
| CY28409AZXC | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 SysClk Intel Grntsdl 865 and 875 chipsets RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。