- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379007 > CY28408 (Cypress Semiconductor Corp.) Clock Synthesizer with Differential CPU Outputs PDF資料下載
參數(shù)資料
| 型號： | CY28408 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Clock Synthesizer with Differential CPU Outputs |
| 中文描述： | 時鐘合成器的差分輸出的CPU |
| 文件頁數(shù)： | 1/19頁 |
| 文件大?。?/td> | 212K |
| 代理商： | CY28408 |
Clock Synthesizer with Differential CPU Outputs
CY28408
Cypress Semiconductor Corporation
Document #: 38-07617 Rev. **
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised December 17, 2003
Features
Compatible to Intel
CK 408 Mobile Clock Synthesizer
Support Intel P4 and Brookdale CPU
Specifications
3.3V power supply
Three differential CPU clocks
Ten copies of PCI clocks
Six copies of 3V66 clocks
SMBus support with read back capabilities
Spread Spectrum electromagnetic interference (EMI)
reduction
Dial-A-Frequency
features
Dial-A-dB
features
56-pin TSSOP package
Note:
1. TCLK is a test clock driven on the XTAL_IN input during test mode. M = driven to a level between 1.0V and 1.8V. If the S2 pin is at a M level during power-up, an
0 state will be latched into the device’s internal state register.
Table 1. Frequency Table
[1]
S2
1
1
1
1
0
0
0
0
M
M
S1
0
0
1
1
0
0
1
1
0
0
S0
0
1
0
1
0
1
0
1
0
1
CPU(0:2)
100 MHz
133 MHz
3V66
66 MHz
66 MHz
PCI_PCIF
33 MHz
33 MHz
Reserved
33 MHz
33 MHz
33 MHz
Reserved
33 MHz
Hi-Z
TCLK/8
REF
USB/DOT
48 MHz
48 MHz
14.318 MHz
14.318 MHz
166 MHz
66 MHz
100 MHz
66 MHz
66 MHz
66 MHz
14.318 MHz
14.318 MHz
14.318 MHz
48 MHz
48 MHz
48 MHz
133 MHz
Hi-Z
TCLK/2
66 MHz
Hi-Z
TCLK/4
14.318 MHz
Hi-Z
TCLK
48 MHz
Hi-Z
TCLK/2
Block Diagram
Pin Configuration
PLL1
PLL2
/2
WD
Logic
Power
Up Logic
XIN
XOUT
CPU_STP#
IREF
VSSIREF
S(0:2)
MULT0
VTT_PWRGD#
PCI_STP#
PD#
SDATA
SCLK
VDDA
3V66[2:5]
48M_DOT
48M_USB
PCI_F(0:2)
PCI(0:6)
3V66_1/VCH
3V66_0
CPUC(0:2)
CPUT(0:2)
REF
I2C
Logic
VDD
XIN
XOUT
VSS
PCIF0
PCIF1
PCIF2
VDD
VSS
PCI0
EPCI1/PCI1
PCI2
EPCI3/PCI3
VDD
VSS
PCI4
PCI5
PCI6
VDD
VSS
3V66_2
3V66_3
3V66_4
3V66_5
PD#
VDDA
VSSA
VTT_PWRGD#
REF
S1
S0
CPU_STP#
CPUT0
CPUC0
VDD
CPUT1
CPUC1
VSS
VDD
CPUT2
CPUC2
MULT0
IREF
VSSIREF
S2
48M_USB
48M_DOT
VDD
VSS
3V66_1/VCH
PCI_STP#
3V66_0
VDD
VSS
SCLK
SDATA
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28408ZC | TV 19C 19#12 SKT RECP |
| CY28408ZCT | Circular Connector; MIL SPEC:MIL-DTL-38999 Series III; Body Material:Metal; Series:TVS01; Number of Contacts:3; Connector Shell Size:9; Connecting Termination:Crimp; Circular Shell Style:Straight Receptacle; Body Style:Straight |
| CY28409 | Clock Synthesizer with Differential SRC and CPU Outputs |
| CY28409ZCT | Clock Synthesizer with Differential SRC and CPU Outputs |
| CY28409OC | RF/Coaxial Connector; RF Coax Type:BNC; Contact Termination:Clamp; Body Style:Straight Plug; RG Cable Type:59, 62, 71, 140, 210, 302 RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28408ZC | 制造商:Cypress Semiconductor 功能描述: |
| CY28408ZCT | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Clock Synthesizer with Differential CPU Outputs |
| CY28409 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Synthesizer with Differential SRC and CPU Outputs |
| CY28409_06 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Synthesizer with Differential SRC and CPU Outputs |
| CY28409AZXC | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 SysClk Intel Grntsdl 865 and 875 chipsets RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復。