參數(shù)資料
型號: CXA3266Q
元件分類: PLL合成/DDS/VCOs
英文描述: PHASE LOCKED LOOP, 0.12 MHz, PQFP48
封裝: PLASTIC, QFP-48
文件頁數(shù): 53/62頁
文件大?。?/td> 929K
代理商: CXA3266Q
CXA3266Q
- 57 -
Power
SCAN :
This is the control register read setting. When this is ON, the control register serial
data is output from SEROUT (Pin 15). This should normally be set to OFF.
SYNTH :
This is the enable/disable setting for this IC. This should normally be set to ON.
VCO By-pass : This is set to OFF when testing the program counter. This should normally be set to ON.
O/P Enable
These are the enable/disable settings for each TTL output (DIVOUT, UNLOCK, DSYNC, CLK2,
NCLK2, CLK1 and NCLK1). Set to ON when performing evaluation using TTL output.
DSYNC Functions
DELAY :
When DIVOUT is output from DSYNC output, its delay is set. 4CLK for OFF ; 5CLK
for ON.
WIDTH :
When DIVOUT is output from DSYNC output, its pulse width is changed. Their settings
are 1CLK for “00”, 2CLK for “01”, 4CLK for “10”, and 8CLK for “11”.
HOLD :
DSYNC output status is set during HOLD. Output OFF status for OFF (H or L fixed
according to DSYNC POL polarity) ; DSYNC or DIVOUT are output for ON.
BYPASS :
DSYNC/DIVOUT output switching from DSYNC output is performed.
DSYNC is output for ON ; DIVOUT for OFF.
相關(guān)PDF資料
PDF描述
CXA3621GE SPECIALTY ANALOG CIRCUIT, PBGA30
CXB1140Q 1000 SERIES, LOW LEVEL TRIGGERED D LATCH, COMPLEMENTARY OUTPUT, MQFP32
CXK77B3640GB-4 128K X 36 LATE-WRITE SRAM, 5.3 ns, PBGA119
CXK77P18L80AGB-4A 512K X 18 LATE-WRITE SRAM, 3.8 ns, PBGA119
CXO-199-148.5MHZ CRYSTAL OSCILLATOR, SINE OUTPUT, 148.5 MHz
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CXA3268AR 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Driver/Timing Generator for Color LCD Panels
CXA3271AGE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fingerprint Sensor
CXA3271GE 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Fingerprint Sensor
CXA3272R 制造商:SONY 制造商全稱:Sony Corporation 功能描述:CXA3272R
CXA3275Q 制造商:SONY 制造商全稱:Sony Corporation 功能描述:PLL/OSC/MIX IC for Digital Tuner